

## **Declaration**

### Disclaimer

Information given in this document is provided just as a reference or example for the purpose of using Actions' products, and cannot be treated as a part of any quotation or contract for sale.

Actions products may contain design defects or errors known as anomalies or errata which may cause the products' functions to deviate from published specifications. Designers must not rely on the instructions of Actions' products marked "Reserved" or "undefined". Actions reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

ACTIONS DISCLAIMS AND EXCLUDES ANY AND ALL WARRANTIES, INCLUDING WITHOUT LIMITATION ANY AND ALL EXPRESS OR IMPLIED WARRANTIES OF MERCHANTABILITY, ACCURACY, SECURITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, AND AGAINST INFRINGEMENT OF INTELLECTUAL PROPERTY AND THE LIKE TO THE INFORMATON OF THIS DOCUMENT AND ACTIONS PRODUCTS.

IN NO EVENT SHALL ACTIONS BE LIABLE FOR ANY DIRECT, INCIDENTAL, INDIRECT, SPECIAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES WHATSOEVER, INCLUDING, WITHOUT LIMITATION FOR LOST OF DATA, PROFITS, SAVINGS OR REVENUES OF ANY KIND ARISING FROM USING THE INFORMATON OF THIS DOCUMENT AND ACTIONS PRODUCTS. REGARDLESS OF THE FORM OF ACTION, WHETHER BASED ON CONTRACT; TORT; NEGLIGENCE OF ACTIONS OR OTHERS; STRICT LIABILITY; OR OTHERWISE; WHETHER OR NOT ANY REMEDY OF BUYER IS HELD TO HAVE FAILED OF ITS ESSENTIAL PURPOSE, AND WHETHER ACTIONS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES OR NOT.

Actions' products are not designed, intended, authorized or warranted for use in any life support or other application where product failure could cause or contribute to personal injury or severe property damage. Any and all such uses without prior written approval of an Officer of Actions and further testing and/or modification will be fully at the risk of the customer.

### Ways of obtaining information

Copies of this document and/or other Actions product literature, as well as the Terms and Conditions of Sale Agreement, may be obtained by visiting Actions' website at: <u>http://www.actions-semi.com</u> or from an authorized Actions representative.

### Trademarks

The word "Actions" and the logo are the trademarks of Actions Semiconductor Co., Ltd, and Actions (Zhuhai) Technology Co., Limited is authorized to use them. Word "炬芯" is the trademark of Actions (Zhuhai) Technology Co., Limited. Names and brands of other companies and their products that may from time to time descriptively appear in this document are the trademarks of their respective holders, no affiliation, authorization, or endorsement by such persons are claimed or implied except as may be expressly stated therein.

### **Rights Reserved**

The provision of this document shall not be deemed to grant buyers any right in and to patent, copyright, trademark, trade secret, know how, and any other intellectual property of Actions or others.

### Miscellaneous

Information contained or described herein relates only to the Actions products and as of the release date of this publication, abrogates and supersedes all previously published data and specifications relating to such products provided by Actions or by any other person purporting to distribute such information.

Actions reserves the rights to make changes to information described herein at any time without notice. Please contact your Actions sales representatives to obtain the latest information before placing your product order.

### **Additional Support**

Additional product and company information can be obtained by visiting the Actions website at: <a href="http://www.actions-semi.com">http://www.actions-semi.com</a>



# Contents

Dec	lara	tion ··	······ii
Con	tent	s	·····iv
Rev	isioı	n Histo	ory·····x
1	Intr	oducti	ion1
1.1	l	Overvie	ew
1.2	2	Feature	ıs1
			Applications ····································
1.3			
1.4	1	Orderin	ng Information 3
2	Abs	olute 1	Maximum Rating ······4
•	D		nded Operating Conditions4
3	Rec	omme	nded Operating Conditions4
4	Eleo	ctrical	Characteristics
4.1			oot 5
4.2	,	Douvorn	path
		-	
4.3	3		
4.4	1	LDO ··	7
4.5	5	Typical	Characteristics · · · · · 11
4.6	5	Efficier	ncy Parameter ····· 11
4.7	7	Load T	ransient Response
5	And	lia Ca	dec Subsystem ······ 14
5.1	5.1.1		Diagram         14           ster List         14
		-	ster Description
		-	AUDIOINOUT_CTL ······15
			DAC_DIGITALCTL 16
			DAC_VOLUMECTL0······16
	5.	1.2.4	DAC_ANALOG0 ·····17
	5.	1.2.5	DAC_ANALOG1 ·····18
	5.	1.2.6	DAC_ANALOG2 ·····18
	5.	1.2.7	DAC_ANALOG3 ·····20
	5.	1.2.8	ADC_DIGITALCTL
	5.	1.2.9	ADC_HPFCTL ·····21



	5.	1.2.10 ADC_CTL	22
	5.	1.2.11 AGC_CTL0	23
	5.	1.2.12 AGC_CTL1	25
	5.	1.2.13 AGC_CTL2	26
	5.	1.2.14 ADC_ANALOG0 ······	27
	5.	1.2.15 ADC_ANALOG1 ······	29
	5.2	Audio Characteristics	30
	5.2.1		
	5.2.2		
	5.2.2		
	0.2.0		,,,
6	TW	I Interface ····································	34
	6.1	Features	34
			)4
	6.2	Register List	34
	6.3	Register Description	35
	6.3.1	SADDR	35
7	Pow	er Management Unit······3	6
	7.1	Features	36
	7.2	Module Description DC-DC Module	36
			36
	7.2.2		
	7.2.3		
	7.2.4	C	
	7.2.5		
	7.2.6 7.2.7		
		PWM Module	
	7.3	Register List ····	42
	7.4	Register Description	44
	7.4.1	PMU_SYS_CTL0 ······	44
	7.4.2	PMU_SYS_CTL1 ······	45
	7.4.3	PMU_SYS_CTL2 ······	47
	7.4.4	PMU_SYS_CTL3 ······	48
	7.4.5	PMU_SYS_CTL4 ······	50
	7.4.6	PMU_SYS_CTL5 ······	50
	7.4.7	PMU_BAT_CTL0 ······	51
	7.4.8	PMU_BAT_CTL1 ······	52
	7.4.9	PMU_VBUS_CTL0	52
	7.4.1	0 PMU_VBUS_CTL1 ······	54
	7.4.1	1 PMU_WALL_CTL0	54
	7.4.1	2 PMU_WALL_CTL1 ······	55



7.4.13	PMU_SYS_PENDING ······	56
7.4.14	PMU_DC1_CTL0	
7.4.15	PMU_DC2_CTL0 ·····	
7.4.16	PMU_DC3_CTL0	
7.4.17	PMU_LDO1_CTL	
7.4.18	PMU_LDO2_CTL	
7.4.19	PMU_LDO3_CTL·····	
7.4.20	PMU_LDO5_CTL······	
7.4.21	PMU_LDO6_CTL	63
7.4.22	PMU_LDO7_CTL·····	64
7.4.23	PMU LDO11 CTL ·····	64
7.4.24	PMU_SWITCH_CTL	65
7.4.25	PMU_OV_CTL0	66
7.4.26	PMU_OV_CTL1	67
7.4.27	PMU_OV_STATUS ······	68
7.4.28	PMU_OV_EN	69
7.4.29	PMU_OV_INT_EN ·····	69
7.4.30	PMU_OC_CTL ······	70
7.4.31	PMU_OC_STATUS ······	72
7.4.32	PMU_OC_EN	73
7.4.33	PMU_OC_INT_EN ·····	73
7.4.34	PMU_UV_CTL0·····	74
7 4 25		
7.4.35	PMU_UV_CTL1	75
7.4.35 7.4.36	PMU_UV_CTL1	···· 75 ···· 76
		···· 75 ···· 76 ···· 77
7.4.36	PMU_UV_STATUS ······	···· 75 ···· 76 ···· 77 ···· 78
7.4.36 7.4.37	PMU_UV_STATUS ····································	78
7.4.36 7.4.37 7.4.38	PMU_UV_STATUS         PMU_UV_EN         PMU_UV_INT_EN         PMU_OT_CTL         PMU_CHARGER_CTL0	····· 78 ····· 78 ····· 79
7.4.36 7.4.37 7.4.38 7.4.39	PMU_UV_STATUS         PMU_UV_EN         PMU_UV_INT_EN         PMU_OT_CTL	····· 78 ····· 78 ····· 79
7.4.36 7.4.37 7.4.38 7.4.39 7.4.40	PMU_UV_STATUS         PMU_UV_EN         PMU_UV_INT_EN         PMU_OT_CTL         PMU_CHARGER_CTL0         PMU_CHARGER_CTL1         PMU_CHARGER_CTL2	···· 78 ···· 78 ···· 79 ···· 81 ···· 82
7.4.36 7.4.37 7.4.38 7.4.39 7.4.40 7.4.41	PMU_UV_STATUS         PMU_UV_EN         PMU_UV_INT_EN         PMU_OT_CTL         PMU_CHARGER_CTL0         PMU_CHARGER_CTL1         PMU_CHARGER_CTL2         PMU_APDS_CTL	···· 78 ···· 78 ···· 79 ··· 81 ··· 82 ··· 83
7.4.36 7.4.37 7.4.38 7.4.39 7.4.40 7.4.41 7.4.42	PMU_UV_STATUS         PMU_UV_EN         PMU_UV_INT_EN         PMU_OT_CTL         PMU_CHARGER_CTL0         PMU_CHARGER_CTL1         PMU_CHARGER_CTL2	···· 78 ···· 78 ···· 79 ··· 81 ··· 82 ··· 83
7.4.36 7.4.37 7.4.38 7.4.39 7.4.40 7.4.41 7.4.42 7.4.43	PMU_UV_STATUS         PMU_UV_EN         PMU_UV_INT_EN         PMU_OT_CTL         PMU_CHARGER_CTL0         PMU_CHARGER_CTL1         PMU_CHARGER_CTL2         PMU_APDS_CTL	···· 78 ··· 78 ··· 79 ··· 81 ··· 82 ··· 83 ··· 85
7.4.36 7.4.37 7.4.38 7.4.39 7.4.40 7.4.41 7.4.42 7.4.43 7.4.43	PMU_UV_STATUS         PMU_UV_EN         PMU_UV_INT_EN         PMU_OT_CTL         PMU_CHARGER_CTL0         PMU_CHARGER_CTL1         PMU_CHARGER_CTL2         PMU_APDS_CTL         PMU_ICMADC	···· 78 ···· 78 ···· 81 ···· 82 ···· 83 ···· 85 ···· 85
7.4.36 7.4.37 7.4.38 7.4.39 7.4.40 7.4.41 7.4.42 7.4.43 7.4.43 7.4.44 7.4.45	PMU_UV_STATUS PMU_UV_EN PMU_UV_INT_EN PMU_OT_CTL PMU_CHARGER_CTL0 PMU_CHARGER_CTL1 PMU_CHARGER_CTL2 PMU_APDS_CTL PMU_ICMADC PMU_ABNORMAL_STATUS	···· 78 ··· 78 ··· 79 ··· 81 ··· 82 ··· 83 ··· 85 ··· 85 ··· 86
7.4.36 7.4.37 7.4.38 7.4.39 7.4.40 7.4.41 7.4.42 7.4.43 7.4.43 7.4.44 7.4.45 7.4.46	PMU_UV_STATUS         PMU_UV_EN         PMU_OT_CTL         PMU_CHARGER_CTL0         PMU_CHARGER_CTL1         PMU_CHARGER_CTL2         PMU_APDS_CTL         PMU_ICMADC         PMU_ABNORMAL_STATUS         PMU_REMCON_CTL1	···· 78 ··· 79 ··· 81 ··· 82 ··· 83 ··· 85 ··· 85 ··· 86 ··· 87 ··· 88
7.4.36 7.4.37 7.4.38 7.4.39 7.4.40 7.4.41 7.4.42 7.4.43 7.4.43 7.4.44 7.4.45 7.4.45 7.4.46 7.4.47	PMU_UV_STATUS PMU_UV_EN PMU_UV_INT_EN PMU_OT_CTL PMU_CHARGER_CTL0 PMU_CHARGER_CTL1 PMU_CHARGER_CTL2 PMU_APDS_CTL PMU_ICMADC PMU_ICMADC PMU_ABNORMAL_STATUS PMU_WALL_APDS_CTL PMU_REMCON_CTL1 PMU_REMCON_CTL1 PMU_MUX_CTL0	···· 78 ···· 78 ···· 81 ···· 82 ···· 83 ···· 85 ···· 85 ···· 85 ··· 86 ··· 87 ··· 88 ··· 89
7.4.36 7.4.37 7.4.38 7.4.39 7.4.40 7.4.41 7.4.42 7.4.43 7.4.43 7.4.44 7.4.45 7.4.45 7.4.46 7.4.47 7.4.48	PMU_UV_STATUS PMU_UV_EN PMU_UV_INT_EN PMU_OT_CTL PMU_CHARGER_CTL0 PMU_CHARGER_CTL1 PMU_CHARGER_CTL2 PMU_APDS_CTL PMU_ICMADC PMU_ABNORMAL_STATUS PMU_WALL_APDS_CTL PMU_REMCON_CTL0 PMU_REMCON_CTL1 PMU_SGPI0_CTL0	···· 78 ··· 79 ··· 81 ··· 82 ··· 83 ··· 85 ··· 85 ··· 86 ··· 87 ··· 88 ··· 89 ··· 90
7.4.36 7.4.37 7.4.38 7.4.39 7.4.40 7.4.41 7.4.42 7.4.43 7.4.43 7.4.44 7.4.45 7.4.45 7.4.46 7.4.47 7.4.48 7.4.49	PMU_UV_STATUS PMU_UV_EN PMU_UV_INT_EN PMU_OT_CTL PMU_CHARGER_CTL0 PMU_CHARGER_CTL1 PMU_CHARGER_CTL2 PMU_APDS_CTL PMU_ICMADC PMU_ABNORMAL_STATUS PMU_WALL_APDS_CTL PMU_WALL_APDS_CTL PMU_REMCON_CTL0 PMU_REMCON_CTL1 PMU_SGPI0_CTL1	···· 78 ···· 78 ···· 81 ···· 82 ···· 83 ···· 85 ···· 85 ···· 85 ···· 86 ···· 87 ··· 88 ··· 89 ··· 90 ··· 91
7.4.36 7.4.37 7.4.38 7.4.39 7.4.40 7.4.41 7.4.42 7.4.43 7.4.43 7.4.44 7.4.45 7.4.46 7.4.47 7.4.48 7.4.49 7.4.50	PMU_UV_STATUS PMU_UV_EN PMU_UV_INT_EN PMU_OT_CTL PMU_CHARGER_CTL0 PMU_CHARGER_CTL1 PMU_CHARGER_CTL2 PMU_APDS_CTL PMU_ICMADC PMU_ICMADC PMU_ABNORMAL_STATUS PMU_WALL_APDS_CTL PMU_REMCON_CTL0 PMU_REMCON_CTL1 PMU_SGPI0_CTL1 PMU_SGPI0_CTL1 PMU_SGPI0_CTL2	···· 78 ··· 79 ··· 81 ··· 82 ··· 83 ··· 85 ··· 85 ··· 85 ··· 86 ··· 87 ··· 88 ··· 89 ··· 90 ··· 91 ··· 91
7.4.36 7.4.37 7.4.38 7.4.39 7.4.40 7.4.41 7.4.42 7.4.43 7.4.43 7.4.44 7.4.45 7.4.45 7.4.46 7.4.47 7.4.48 7.4.49 7.4.50 7.4.51	PMU_UV_STATUS PMU_UV_EN PMU_UV_INT_EN PMU_OT_CTL PMU_CHARGER_CTL0 PMU_CHARGER_CTL1 PMU_CHARGER_CTL2 PMU_APDS_CTL PMU_ICMADC PMU_ABNORMAL_STATUS PMU_WALL_APDS_CTL PMU_REMCON_CTL0 PMU_REMCON_CTL1 PMU_SGPI0_CTL2 PMU_SGPI0_CTL2 PMU_SGPI0_CTL3	···· 78 ··· 79 ··· 81 ··· 82 ··· 83 ··· 85 ··· 85 ··· 85 ··· 86 ··· 87 ··· 88 ··· 89 ··· 90 ··· 91 ··· 91 ··· 92
7.4.36 7.4.37 7.4.38 7.4.39 7.4.40 7.4.41 7.4.42 7.4.43 7.4.43 7.4.44 7.4.45 7.4.45 7.4.46 7.4.47 7.4.48 7.4.49 7.4.50 7.4.51 7.4.52	PMU_UV_STATUSPMU_UV_ENPMU_UV_INT_ENPMU_OT_CTLPMU_CHARGER_CTL0PMU_CHARGER_CTL1PMU_CHARGER_CTL2PMU_APDS_CTLPMU_ICMADCPMU_ABNORMAL_STATUSPMU_WALL_APDS_CTLPMU_REMCON_CTL0PMU_REMCON_CTL1PMU_SGPI0_CTL1PMU_SGPI0_CTL2PMU_SGPI0_CTL3PMU_SGPI0_CTL4	···· 78 ··· 79 ··· 81 ··· 82 ··· 83 ··· 85 ··· 85 ··· 85 ··· 86 ··· 87 ··· 88 ··· 89 ··· 90 ··· 91 ··· 91 ··· 92 ··· 93
7.4.36 7.4.37 7.4.38 7.4.39 7.4.40 7.4.41 7.4.42 7.4.43 7.4.43 7.4.44 7.4.45 7.4.45 7.4.46 7.4.47 7.4.48 7.4.49 7.4.50 7.4.51 7.4.52 7.4.53	PMU_UV_STATUS PMU_UV_EN PMU_UV_INT_EN PMU_OT_CTL PMU_CHARGER_CTL0 PMU_CHARGER_CTL1 PMU_CHARGER_CTL2 PMU_APDS_CTL PMU_ICMADC PMU_ABNORMAL_STATUS PMU_WALL_APDS_CTL PMU_REMCON_CTL0 PMU_REMCON_CTL1 PMU_SGPI0_CTL2 PMU_SGPI0_CTL2 PMU_SGPI0_CTL3	···· 78 ··· 79 ··· 81 ··· 82 ··· 83 ··· 85 ··· 85 ··· 85 ··· 86 ··· 87 ··· 88 ··· 89 ··· 90 ··· 91 ··· 91 ··· 92 ··· 93 ··· 93



	7.4.57	PWM1_CTL······	
8	Auxi	liary ADC······	
	8.1 N	Module Description	
	8.2 F	Register List ······	
	8.3 F	Register Description	
	8.3.1	•	
	8.3.2		
	8.3.3		
	8.3.4	PMU_BATIADC ······	
	8.3.5	PMU_WALLVADC ·······	
	8.3.6	PMU_WALLIADC ······	
	8.3.7	PMU_VBUSVADC ·······	
	8.3.8	PMU_VBUSIADC ······	
	8.3.9	PMU_SYSPWRADC ······	
	8.3.10	PMU_REMCONADC ···	
	8.3.11	PMU_SVCCADC ······	
	8.3.12	PMU_CHGIADC ·······	
	8.3.13	PMU_IREFADC ·······	
	8.3.14	PMU_BAKBATADC ····	
	8.3.15	PMU ICTEMPADC ·····	
	8.3.16	PMU_AUXADC0 ·······	102
	8.3.17	PMU_AUXADC1 ······	
	8.3.18	PMU_AUXADC2 ······	
	8.3.19	PMU_ADC_DBG0 ······	
	8.3.20	PMU_ADC_DBG1 ······	
	8.3.21	PMU_ADC_DBG2 ······	
	8.3.22		
	8.3.23	PMU_ADC_DBG4 ······	
9	Deal	Time Cleak	
9			
			104
		Y	
	9.1.2		105
	9.1.3	Alarm	
	9.2 F	Register List	
	9.3 F	Register Description	
	9.3.1	RTC_CTL ······	
	9.3.2	RTC_MSALM ·····	
	9.3.3	RTC_HALM ······	
	9.3.4	RTC_YMDALM ······	
	9.3.5	RTC_MS ······	
	9.3.6	RTC H	



	9.3.7	7 RTC_DC	108
	9.3.8	8 RTC_YMD ·····	108
10	Infr	rared Remote Controller	110
1(	0.1	Features	110
1(	0.2	Modules Description	110
1	10.2.	•	
	10.2.		
	10.2.		
	10.2.		
1.			
10		Register List	
10			115
	10.4.	=	
	10.4.		
	10.4.	-	116
	10.4.	4.4 IRC_KDC·····	116
	10.4.	4.5 IRC_WK	117
	10.4.	_	117
	10.4.	4.7 IRC_FILTER ······	118
11	Inte	errupt Controller ······	
1 -			110
1	1.1	Features	118
		Block Diagram	
1	1.2		119
11 11	1.2 1.3	Block Diagram ·····	······ 119 ····· 119
11 11	1.2 1.3 1.4	Block Diagram ······ Register List ······ Register Description ······	····· 119 ···· 119 ···· 119
11 11	1.2 1.3 1.4 11.4.	Block Diagram ····· Register List ····· Register Description ······	····· 119 ···· 119 ···· 119 ··· 119 ··· 119
11 11	1.2 1.3 1.4	Block Diagram ····· Register List ····· Register Description ······	····· 119 ···· 119 ···· 119 ··· 119 ··· 119
1: 1: 1:	1.2 1.3 1.4 11.4. 11.4.	Block Diagram ····· Register List ····· Register Description ······	119 119 119 119 119 120
11 11 11 12	1.2 1.3 1.4 11.4. 11.4. <b>Gen</b>	Block Diagram         Register List         Register Description         INTS_PD         INTS_MSK	119 119 119 119 120 120
1: 1: 1: <b>12</b> 12	1.2 1.3 1.4 11.4. 11.4. <b>Gen</b> 2.1	Block Diagram ····· Register List ····· Register Description ······ 4.1 INTS_PD ····· 4.2 INTS_MSK ····· neral Purpose I/O Features ···	119 119 119 119 120 120 120
11 11 11 12 12	1.2 1.3 1.4 11.4. 11.4. <b>Gen</b> 2.1 2.2	Block Diagram ····· Register List ····· Register Description ······ 4.1 INTS_PD ····· 4.2 INTS_MSK ····· neral Purpose I/O Features ··· Registers List ····	
11 11 11 12 12	1.2 1.3 1.4 11.4. 11.4. 2.1 2.2 2.3	Block Diagram Register List Register Description I.1 INTS_PD I.2 INTS_MSK neral Purpose I/O Features: Registers List Register Description	
11 11 11 12 12	1.2 1.3 1.4 11.4. 11.4. <b>Gen</b> 2.1 2.2 2.3 12.3.	Block Diagram   Register List   Register Description   4.1   INTS_PD   4.2   INTS_MSK <b>neral Purpose I/O</b> Features Registers List Register Description 3.1 MFP_CTL	119 119 119 119 120 120 120 120 121 121
11 11 11 12 12	1.2 1.3 1.4 11.4. 11.4. 2.1 2.2 2.3 12.3. 12.3.	Block Diagram   Register List   Register Description   4.1   INTS_PD   4.2   INTS_MSK <b>neral Purpose I/O</b> Features Registers List Register Description 3.1 MFP_CTL 3.2 GPIO_OUTEN	
11 11 11 12 12	1.2 1.3 1.4 11.4. 11.4. <b>Gen</b> 2.1 2.2 2.3 12.3. 12.3. 12.3.	Block Diagram   Register List   Register Description   4.1   INTS_PD   4.2   INTS_MSK <b>neral Purpose 1/O</b> Features: Registers List Register Description 3.1 MFP_CTL 3.2 GPIO_OUTEN 3.3 GPIO_INEN	
11 11 11 12 12	1.2 1.3 1.4 11.4. 11.4. 2.1 2.2 2.3 12.3. 12.3. 12.3. 12.3.	Block Diagram   Register List   Register Description   4.1   INTS_PD   4.2   INTS_MSK   neral Purpose I/O Features Registers List Register Description 3.1 MFP_CTL 3.2 GPIO_OUTEN 3.3 GPIO_INEN 3.4 GPIO_DAT	
11 11 11 12 12	<ol> <li>1.2</li> <li>1.3</li> <li>1.4</li> <li>11.4.</li> <li>11.4.</li> <li><b>Gen</b></li> <li>2.1</li> <li>2.2</li> <li>2.3</li> <li>12.3.</li> <li>12.3.</li> <li>12.3.</li> <li>12.3.</li> <li>12.3.</li> </ol>	Block Diagram   Register List   Register Description   4.1   INTS_PD   4.2   INTS_MSK <b>neral Purpose I/O</b> Features: Registers List Register Description 3.1 MFP_CTL 3.2 GPIO_OUTEN 3.3 GPIO_INEN 3.4 GPIO_DAT 3.5 PAD_DRV	
11 11 11 12 12	1.2 1.3 1.4 11.4. 11.4. 2.1 2.2 2.3 12.3. 12.3. 12.3. 12.3.	Block Diagram   Register List   Register Description   4.1 INTS_PD   4.2 INTS_MSK   neral Purpose I/O Features Registers List Register Description 3.1 MFP_CTL 3.2 GPIO_OUTEN 3.3 GPIO_INEN 3.4 GPIO_DAT 3.5 PAD_DRV	
11 11 12 12 12	<ol> <li>1.2</li> <li>1.3</li> <li>1.4</li> <li>11.4.</li> <li>11.4.</li> <li>Gen</li> <li>2.1</li> <li>2.2</li> <li>2.3</li> <li>12.3.</li> <li>12.3.</li> <li>12.3.</li> <li>12.3.</li> <li>12.3.</li> <li>12.3.</li> <li>12.3.</li> </ol>	Block Diagram   Register List   Register Description   4.1   INTS_PD   4.2   INTS_MSK <b>neral Purpose I/O</b> Features: Registers List Register Description 3.1 MFP_CTL 3.2 GPIO_OUTEN 3.3 GPIO_INEN 3.4 GPIO_DAT 3.5 PAD_DRV	



13.2	ATC2603C Pin Definition 125
14 Pa	ckage and Ordering Information ······ 129
14.1	Package Drawing 129
Append	dix 130

.....





## **Revision History**

Date	Revision	Description					
2014-08-30 1.0 First Release							
2015-03-10	1.1	Correct some mistakes and add descriptions on ICMADC.					
2015-06-03	1.2	Correct mistakes on LDO11 & LDO12 functions descriptions.					
2015-06-25	2.0	Add electrical parameters tables and figures in Chap4					
2015-07-30	2.1	1. Correct mistakes of pin68;					
2. Update parameters and registers.							



## **1** Introduction

## 1.1 Overview

ATC2603C is an integrated power management and audio subsystem which provides a cost effective, single-chip solution for portable multimedia systems. All the information from Master is configured through TWI (Two Wire Interface) interface of ATC2603C.

The integrated audio Codec provides all the necessary functions for high-quality recording and playback. Programmable on-chip amplifiers allow direct connection of headphones and microphones with a minimum of external components.

ATC2603C includes three programmable DC-DC converters, eight low-dropout (LDO) regulators and one current limit switch to generate suitable supply voltage for the system, including on-chip audio CODEC as well as off-chip components such as a digital core and memory chips. Each of these is voltage programmable. ATC2603C can be powered by a lithium battery, wall adaptor or USB.

An on-chip battery charger supports both trickle charging and fast (Constant Current, Constant Voltage) charging of single-cell Lithium battery. The charging current, termination voltage, and time-out are programmable to fit different types of batteries.

Internal power management circuit controls the start-up and shutdown sequence of supply voltages, as well as sleep and wake-up. It also detects and handles abnormal conditions such as overvoltage, overcurrent, etc.

A 32.768 kHz crystal oscillator should be supplied to ATC2603C system to get an accuracy clock for real time clock (RTC) and get alarm function for waking up the system. The master clock can be input directly from Master. IR and multi-channel ADC capable of waking up the system are also integrated.

## **1.2 Features**

### **Audio CODEC**

- 2.0 channel DAC, SNR (A-WEIGHTING) > 98dB, THD < -80dB
- 2.0 channel ADC, SNR(A-WEIGHTING) > 91dB, THD < -82dB
- Stereo 20mW PA (Power Amplifier) for headphone with 41 level volume control(volume update with zero-cross detection), traditional mode and direct drive mode, both with anti-pop circuit
- DAC supports sample rate of 192k/176.4k/96k/48k/32k/24k/16k/12k/8k/88.2k/44.1k/ 22.05k/11.025k
- ADC supports sample rate of 96k/48k/32k/24k/16k/12k/8k/44.1k/22.5k/11.025k
- Configurable high-pass filter with ADC
- Slave mode I2S, TDM mode only, Tx and Rx both
- 2.0/5.1/7.1 channel I2S Receiver and 2.0/4.0 channel transmitter



 I2S supports sample rate of 192k/176.4k/96k/48k/32k/24k/16k/12k/8k/88.2k/44.1k/22.05k/ 11.025k

#### **Power Supply Generation**

#### **3 DC-DC**s

- DC-DC Buck Converter (0.7~1.4V, Up to 1200mA)
- DC-DC Buck Converter (1.3~2.2V, Up to 1000mA)
- DC-DC Buck Converter (2.6~3.3V, Up to 1000mA, when working without inductance, up to 800mA)

#### 8LDOs and 1 SWITCH:

- LDO voltage regulators (2.6~3.3V, Up to 200mA), high PSRR(LDO1)
- LDO voltage regulators (2.6~3.3V, Up to 200mA), high PSRR(LDO2)
- LDO voltage regulator (1.5~2.0V, Up to 250mA) (LDO3)
- LDO voltage regulators (2.6~3.3V, Up to 150mA), high PSRR(LDO5)
- LDO voltage regulator (0.7~1.4V, Up to 200mA), high PSRR(LDO6)
- LDO voltage regulator (1.5~2.0V, Up to 200mA), high PSRR(LDO7)
- LDO voltage regulator (1.5~2.0V, Up to 5mA), for SVCC use(LDO11)
- LDO voltage regulator (2.6~3.3V, Up to 25mA), for RTCVDD use(LDO12)
- One SWITCH, configurable to LDO mode
- Overvoltage, Overcurrent, Overtemperature protection of DC-DCs and LDOs

#### **Battery Charger**

- Single-cell Lithium battery charger
- Thermal protection for charging control;

#### Power saving mode

- Several power saving modes including standby mode, sleep mode and deep-sleep mode
- "Always on" RTC with wake-up alarm
- In deep-sleep with RTC always on, the current of IBAT can be less than 30µA

#### System Control

- TWI slave Interface
- Handles power sequencing, power-on reset signal, sleep mode signal and interrupt signals
- Adaptive Power Distribute System, autonomous power source selection (Battery, Wall adaptor or USB bus)


### **Additional Features**

- A multi-channel 10-bit ADC, can be used as voltage, current measurement or wake-up sources for Remote control
- An EXTIRQ to Master
- Configurable GPIO pins
- 24MHz system clock input supported
- ESD Level of HBM pass over 2000V of all IOs
- QFN68 package, 8mm\*8mm, 0.4mm pin pitch



## **1.3** Typical Applications

ATC2603C mainly consists of Power Management Unit and Audio CODEC block targeted at multimedia platform application. Figure 1-1 below shows the typical application diagram of ATC2603C.





#### **Absolute Maximum Rating** 2

These absolute maximum ratings are stress ratings, operating at or beyond these ratings for more than 1ms may result in permanent damage. Unless otherwise noted, all voltage values are relative to VSS.

Parameter	Symbol	Min	Max	Unit				
Ambient Temperature	Tamb	TBD	TBD	°C				
Storage Temperature	Tstg	-55	+150	°C				
Supply Voltage	DCxIN/WALL/VBUS/BAT/SYSPWR	-0.5	+6.5	V				
Innut Valtaga	Digital IO	-0.3	3.6	V				
Input Voltage	Analog IO (FMIN/MICIN)	-0.3	3.6	V				
ESD Stress Voltage	VESD (Human Body Model)	2000	-	V				
3 Recommended Operating Conditions								

Table 2	2-1 Max	ratings	of ATC2603C
I uoic 4	-1 mun	ruungs	<i>0j 11C</i> <b>2</b> <i>005C</i>

# **3 Recommended Operating Conditions**

Parameter	Symbol	Min	Тур	Max	Unit
Wall adapter input source	WALL	4.3	-	5.5	V
USB VBUS input source	VBUS	4.75	-	5.25	V
Battery input source	BAT	3.0	-	4.2	V
Supply voltage	DCxVIN/LDOxIN/SWxIN	3.0	-	5.5	V
Core supply	VDD	-	1.8	-	V
IO supply	VCC	-	3.1	-	V
Ground	GND/AGND/DCxGND/CDPGNDx	-	0	-	V

### Table 3-1 Recommended Operating Voltage

Note: in DCxVIN/LDOxIN/SWxIN and DCxGND/CDPGNDx, x is number, for example, DC1VIN represents the Input Voltage of DC-DC1.



## **4** Electrical Characteristics

## 4.1 Overshoot

The maximum DC voltage on power supply pins is 6.5V. However, during voltage domains switching period, the device can tolerate overshoot for up to 10µs, as shown in Figure 4-1 below.




Figure 4-1 Tolerance for overshoot for up to 10µs

Parameter	Symbol	Start	Max	Unit
Supply voltage	DCxIN/WALL/VBUS/BAT	-0.3	12	V

ATC2603C can tolerate 1,000 times of such pulses. But exposed to overshoot circumstances for too many times may affect device's lifetime.

## 4.2 **Powerpath**

Symbol	Characteristic & Condition	Min	Тур	Max	Units
V <sub>BUS</sub>	Bus input voltage Range	4.5	5	5.5	V
V <sub>WALL</sub>	Wall input voltage Range	4.5	5	5.5	V
V <sub>BAT</sub>	Bat input voltage Range	3.3	4.2	4.4	V
V <sub>out(BUS)</sub>	System Power Output Voltage		V <sub>BUS</sub> -0.1	5	V
V <sub>out(WALL)</sub>	System Power Output Voltage		V <sub>WALL</sub> -0.1	5	V
V <sub>out(BAT)</sub>	System Power Output Voltage		V <sub>BAT</sub> -0.1	4.3	V
R <sub>BUS(on)</sub>	Internal Ideal Resistance		450		mΩ
R <sub>WALL(on)</sub>	Internal Ideal Resistance		300		mΩ
R <sub>BAT(on)</sub>	Internal Ideal Resistance		300		mΩ
V <sub>WK(BUS)</sub>	Wake Up Voltage	4.05	4.2	4.5	V
V <sub>WK(WALL)</sub>	Wake Up Voltage	4.05	4.2	4.5	V
V <sub>UV(BAT)</sub>	Under Voltage Int Threshold	3.1	3.3	3.5	V
V <sub>OV(BAT)</sub>	Over Voltage Int Threshold	4.3	4.4	4.8	V
I <sub>OC(BAT)</sub>	Over Current Protection Threshold	600	1000	1200	mA

#### Table 4-2 Powerpath Parameters



V <sub>UV(BUS)</sub>	Under Voltage Int Threshold	3.8	4.3	4.5	V
V <sub>OV(BUS)</sub>	Over Voltage Int Threshold	5.5	6.3	6.8	V
I <sub>OC(BUS)</sub>	Over Current Protection Threshold	600	1000	1200	mA
V <sub>UV(WALL)</sub>	Under Voltage Int Threshold	3.8	4.5	4.5	V
V <sub>OV(WALL)</sub>	Over Voltage Int Threshold	5.5	6.3	6.8	V
I <sub>OC(WALL)</sub>	Over Current Protection Threshold	600	1000	1200	mA
I <sub>LIMIT(BUS)</sub>	Bus Input Current Limited	300	500	1000	mA
I <sub>LIMIT(WALL)</sub>	Wall Input Current Limited	300	500	2000	mA
V <sub>LIMIT(BUS)</sub>	Bus Input Voltage Limited	4.2	4.3	4.5	V
V <sub>LIMIT(WALL)</sub>	Wall Input Voltage Limited	4.2	4.3	4.5	V

## **4.3 DCDC**

V <sub>LIMIT(WALL)</sub>	Wall Input Voltage Limited	4.2	4.3	4.5	V				
4.3 DCDC Table 4-3 DCDC1 Parameters									
Symbol	Characteristic & Condition	Min	Тур	Max	Units				
Vi	Input Voltage	3.2	-	5	V				
Vo	Output Voltage	0.7	1.0	1.4	V				
Io	Output Current Drivability △Vo/Vo=-5%		1200		mA				
Fsw	Switching Frequency	0.85	1.6	2.7	MHz				
Vairanta	Output Ripple Voltage Vo=1.0V,Io=1000mA		10						
Vripple	Output Ripple Voltage Vo=1.0V,Io=20mA		60		— mV				
Eff	Efficiency Vi=3.8V Vo=1.0V,Io=400mA		85		%				
Tpu	Power Up Time	15	20	30	us				
Tpd	Power Down Time Io=10mA		5		ms				
LNR	Line Regulation Vi=3.3V-5.0V,Io=1000mA		0.05		%/V				
LDR	Load Regulation Vi=5V,Io=10mA-1000mA		0.05		%/A				
LDTR	Load Transient Response Vi=5.0V,lo=10mA-1000mA,1us		30		mV				
Iocp	Over Current Limit For Output		1800		mA				
Vuvp	Under Voltage Int For Output		0.9*Vo		V				
Vovp	Over Voltage Int For Output		1.1* Vo		V				
R(P)	Power Mosfet Switches High-side		250		mΩ				
L	External Inductance DCR<50mΩ		2.2		uH				
С	External Capacitance ESR<50mΩ		10		uF				

### Table 4-3 DCDC1 Parameters

#### Table 4-4 DCDC2 Parameters

Symbol	Characteristic & Condition	Min	Тур	Max	Units
Vi	Input Voltage	3.2	4.1	5	V
Vo	Output Voltage	1.0	1.4	1.85	V
Io	Output Current Drivability △Vo/Vo=-5%		1000		mA
Fsw	Switching Frequency	0.85	1.6	2.7	MHz



Vrinnla	Output Ripple Voltage Vo=1.4V,Io=1000mA		10		mV		
Vripple	Output Ripple Voltage Vo=1.4V,Io=20mA		70		mv		
Eff	Efficiency Vi=3.8V Vo=1.4V,Io=300mA		89		%		
Три	Power Up Time	20	30	60	us		
Tpd	Power Down Time Io=10mA		5		ms		
LNR	Line Regulation Vi=3.3V-5.0V,Io=1000mA		0.05		%/V		
LDR	Load Regulation Vi=5.0V,Io=10mA-1000mA		0.05		%/A		
LDTR	Load Transient Response Vi=5.0V,Io=10mA-1000mA,1us		40		mV		
Iocp	Over Current Limit For Output		1700		mA		
Vuvp	Under Voltage Int For Output		0.9*Vo		V		
Vovp	Over Voltage Int For Output		1.1*Vo		V		
Rds(on)	Power Mosfet Switches High-side		240	KY	mΩ		
L	External Inductance DCR<50mΩ		4.7		uH		
С	External Capacitance ESR<50mΩ		10		uF		
Table 4-5 DCDC3 Parameters							

Table 4-5 DCDC3 Parameters								
Symbol	Characteristic & Condition	Min	Тур	Max	Units			
Vi	Input Voltage	3.2	4.1	5	V			
Vo	Output Voltage	2.6	3.1	3.3	V			
Io	Output Current Drivability △Vo/Vo=-5%		1000		mA			
Fsw	Switching Frequency	0.85	1.6	2.7	MHz			
Vainala	Output Ripple Voltage Vo=3.1V,Io=1000mA		10					
Vripple	Output Ripple Voltage Vo=3.1V,Io=20mA		100		mV			
Eff	Efficiency Vi=3.8V Vo=3.1V,Io=300mA		92		%			
Три	Power Up Time	30	50	120	us			
Tpd	Power Down Time Io=10mA		5		ms			
LNR	Line Regulation Vi=3.3V-5.0V,Io=1000mA		0.05		%/V			
LDR	Load Regulation Vi=5.0V,Io=10mA-1000mA		0.05		%/A			
LDTR	Load Transient Response Vi=5,0V,lo=10mA-1000mA,1us		120		mV			
Iocp	Over Current Limit For Output		1950		mA			
Vuvp	Under Voltage Int For Output		0.9*Vo		V			
Vovp	Over Voltage Int For Output		1.1*Vo		V			
Rds(on)	Power Mosfet Switches High-side		270		mΩ			
L	External Inductance DCR<50mΩ		2.2		uH			
С	External Capacitance ESR<50mΩ		10		uF			

#### 1 5 DCDC2 D **...**

## 4.4 LDO

#### Table 4-6 LDO1 Parameters



Symbol	Characteristic & Condition	Min	Тур	Max	Units
Vi	Input Voltage	3.2		5	V
Vo	Output Voltage	2.6	3.1	3.3	V
Io	Output Current Drivability $\Delta Vo/Vo=-5\%$		400		mA
PSRR	Power Supply Restrain Ratio Vi =3.6V, Io=200mA 10kHz		-38		db
Три	Power Up Time	600	800	1000	us
Tpd	Power Down Time Io=10mA		2		ms
LNR	Line Regulation Vi=3.3V-5.0V,Io=400mA		0.05		%/V
LDR	Load Regulation Vi=5.0V,Io=10mA-400mA		0.05		%/A
LDTR	Load Transient Response Vi=5.0V,Io=10mA-400mA,1us		75		mV
Iocp	Over Current Protect For Output		900	0	mA
Vuvp	Under Voltage Protect For Output		2.65		V
Vovp	Over Voltage Protect For Output Vo=3.1V		3.3		V
V <sub>drop(min)</sub>	Min Dropout voltage Io=400mA		200		mV
С	External Capacitance ESR<100mΩ		2.2		uF

 Table 4-7 LDO2 Parameters

Symbol	Characteristic & Condition	Min	Тур	Max	Units
Vi	Input Voltage	3.2		5	V
Vo	Output Voltage	2.6	3.1	3.3	V
Io	Output Current Drivability △Vo/Vo=-5%		200		mA
PSRR	Power Supply Restrain Ratio Vi =3.6V, Io=200mA 10kHz		-42		db
Три	Power Up Time	600	800	1000	us
Tpd	Power Down Time Io=10mA		2		ms
LNR	Line Regulation Vi=3.3V-5.0V,Io=200mA		0.05		%/V
LDR	Load Regulation Vi=5.0V,Io=10mA-200mA		0.05		%/A
LDTR	Load Transient Response Vi=5.0V,Io=10mA-200mA,1us		50		mV
Iocp	Over Current Protect For Output		480		mA
Vuvp	Under Voltage Protect For Output		2.65		V
Vovp	Over Voltage Protect For Output Vo=3.1V		3.35		V
V <sub>drop(min)</sub>	Min Dropout voltage Io=200mA		350		mV
С	External Capacitance ESR<100mΩ		2.2		uF

#### Table 4-8 LDO3 Parameters

Symbol	Characteristic & Condition	Min	Тур	Max	Units
Vi	Input Voltage	3.2		5	V
Vo	Output Voltage	1.5	1.8	2.0	V
Io	Output Current Drivability △Vo/Vo=-5%		200		mA
PSRR	Power Supply Restrain Ratio Vi =3.6V, Io=200mA 10kHz		-42		db
Три	Power Up Time	600	800	1000	us



Tpd	Power Down Time Io=10mA	1		ms
LNR	Line Regulation Vi=3.3V-5.0V,Io=200mA	0	0.05	%/V
LDR	Load Regulation Vi=5.0V,Io=10mA-200mA	0	0.05	%/A
LDTR	Load Transient Response Vi=5.0V,Io=10mA-200mA,1us	6	5	mV
Iocp	Over Current Protect For Output	7	25	mA
Vuvp	Under Voltage Protect For Output	1	.65	V
Vovp	Over Voltage Protect For Output Vo=1.8V	1	.95	V
V <sub>drop(min)</sub>	Min Dropout voltage Io=200mA	3	50	mV
С	External Capacitance ESR<100mΩ	1	.0	uF

#### Table 4-9 LDO5 Parameters

	Table 4-9 LDO5 Parameters		•	2	
Symbol	Characteristic & Condition	Min	Тур	Max	Units
Vi	Input Voltage	3.2		5	V
Vo	Output Voltage	2.6	2.8	3.3	V
Io	Output Current Drivability △Vo/Vo=-5%		150		mA
PSRR	Power Supply Restrain Ratio Vi =3.6V, Io=200mA 10kHz		-48		db
Три	Power Up Time	600	750	1000	us
Tpd	Power Down Time Io=10mA		1		ms
LNR	Line Regulation Vi=3.3V-5.0V,Io=150mA		0.05		%/V
LDR	Load Regulation Vi=5.0V,Io=10mA-150mA		0.05		%/A
LDTR	Load Transient Response Vi=5.0V,Io=10mA-150mA,1us		30		mV
Iocp	Over Current Protect For Output		380		mA
Vuvp	Under Voltage Protect For Output		2.5		V
Vovp	Over Voltage Protect For Output Vo=2.8V		3.0		V
V <sub>drop(min)</sub>	Min Dropout voltage Io=100mA		350		mV
С	External Capacitance ESR<100mΩ		1.0		uF

#### Table 4-10 LDO6 Parameters

Symbol	Characteristic & Condition	Min	Тур	Max	Units
Vi	Input Voltage	3.2		5	V
Vo	Output Voltage	0.7	1.2	1.4	V
Io	Output Current Drivability △Vo/Vo=-5%		200		mA
PSRR	Power Supply Restrain Ratio Vi =3.6V, Io=200mA 10kHz		-44		db
Три	Power Up Time	400	550	700	us
Tpd	Power Down Time Io=10mA		1		ms
LNR	Line Regulation Vi=3.3V-5.0V,Io=200mA		0.05		%/V
LDR	Load Regulation Vi=5.0V,Io=10mA-200mA		0.05		%/A
LDTR	Load Transient Response Vi=5.0V,Io=10mA-200mA,1us		35		mV
Iocp	Over Current Protect For Output		510		mA



Vuvp	Under Voltage Protect For Output		1.0	V
Vovp	Over Voltage Protect For Output Vo=1.2V		1.3	V
V <sub>drop(min)</sub>	in) Min Dropout voltage Io=200mA		350	mV
С	External Capacitance ESR<100mΩ		1.0	uF

Table 4-11 LDO7	' Parameters
-----------------	--------------

Symbol	Characteristic & Condition	Min	Тур	Max	Units
Vi	Input Voltage	3.2		5	V
Vo	Output Voltage	1.5	1.8	2	V
Io	Output Current Drivability △Vo/Vo=-5%		200		mA
PSRR	Power Supply Restrain Ratio Vi =3.6V, Io=200mA 10kHz		-44		db
Три	Power Up Time	400	500	600	us
Tpd	Power Down Time Io=10mA		1		ms
LNR	Line Regulation Vi=3.3V-5.0V,Io=200mA		0.05		%/V
LDR	Load Regulation Vi=5.0V,Io=10mA-200mA		0.05		%/A
LDTR	Load Transient Response Vi=5.0V,Io=10mA-200mA,1us		35		mV
Iocp	Over Current Protect For Output		510		mA
Vuvp	Under Voltage Protect For Output		1.5		V
Vovp	Over Voltage Protect For Output Vo=1.8V		1.9		V
V <sub>drop(min)</sub>	Min Dropout voltage Io=200mA		350		mV
С	External Capacitance ESR<100mΩ		1.0		uF

## Table 4-12 LDO11 Parameters

Symbol	Characteristic & Condition	Min	Тур	Max	Units
Vi	Input Voltage 3.2				V
Vo	Output Voltage	2.6	3.1	3.3	V
Io	Output Current Drivability △Vo/Vo=-5%		30		mA
Три	Power Up Time		5		ms
Tpd	Power Down Time Io=10mA		1		ms
LNR	Line Regulation Vi=3.3V-5.0V,Io=30mA		0.05		%/V
LDR	Load Regulation Vi=5.0V,Io=1mA-30mA 0.05			%/A	
LDTR	Load Transient Response		80		mV
LDIK	Vi=5.0V,Io=1mA-30mA,1us	80		111 V	
V <sub>drop(min)</sub>	Min Dropout voltage Io=20mA		350		mV
С	External Capacitance ESR<100mΩ		1.0		uF

#### Table 4-13 LDO11 Parameters


Symbol	Characteristic & Condition		Тур	Max	Units
Vi	Input Voltage	3.2		5	V
Vo	Output Voltage		1.8		V
Io	Output Current Drivability △Vo/Vo=-5%		15		mA




Три	Power Up Time         100         180         250				us
Tpd	Power Down Time Io=5mA 1				ms
LNR	Line Regulation Vi=3.3V-5.0V,Io=15mA 0.05				%/V
LDR	Load Regulation Vi=5.0V,Io=1mA-15mA	0.05			%/A
LDTR	Load Transient Response Vi=5.0V,Io=1mA-15mA,1us		30		mV
V <sub>drop(min)</sub>	Min Dropout voltage Io=15mA		350		mV
С	External Capacitance ESR<100mΩ		1.0		uF

## 4.5 **Typical Characteristics**

## 4.6 Efficiency Parameter







Vi=3.8V, Fsw=2.7MHz, 0-80%load, Tr/Toff=1us, Co=10uF, Unless other Notes 。






Figure 4-5 DCDC1 Load Transient Response




Figure 4-6 DCDC2 Load Transient Response





Figure 4-7 DCDC3 Load Transient Response



## 5 Audio Codec Subsystem

## 5.1 Audio Diagram

Audio Codec subsystem integrates I2S interface, DAC, ADC, AGC interface, MIC amplifier, FM amplifier and headphone PA. I2S interface in slave mode supports 2.0 channel transmitter and receiver. I2S supports sample rate of 192k/96k/48k/32k/24k/16k/12k/8k/88.2k/44.1k/22.05k/11.025k. The 2.0 channel Sigma-Delta DAC supports the same sample rate as I2S. The stereo 20mW PA (Power Amplifier) is integrated for headphone with 41-level volume and mute control, Non-direct and Direct Drive mode both with anti-pop circuit are supported for headphone. The subsystem supports stereo analog microphones (AMIC). The AMIC interface provides programmable bias output. There are configurable Automatic Gain Control (AGC), Zero Crossing and Noise gating for analog microphone.



## 5.1.1 Register List

Table 5-1 AUDIO OUT IN Controller Registers Address

Name	Physical Base Address
AUDIO_OUT	0xA0
AUDIO_IN	0xA0

Offset	Register Name	Description
0x0	AUDIOINOUT_CTL	AUDIO IN/OUT Control for I2S Register
0x2	DAC_DIGITALCTL	DAC Control EN&MUTE Register
0x3	DAC_VOLUMECTL0	DAC FL&FR VOLUME Control Register



Bit(s)	Name	Description		Access	Reset
AUDIO IN/OUT Control for I2S Register Offset = 0x00		for I2S Register			
5.1.2.1 AUDIOINOUT_CTL		JT_CTL			
5.1.2	Register D	Description			
0xF	ADC_A	NALOG1	ADC Analog 1 Register		
0xE	ADC_A	NALOG0	ADC Analog 0 Register		
0xD	AGC_C	TL2	AGC0 Control 2 Register		
0xC	AGC_C	TL1	AGC0 Control 1 Register		
0xB	AGC_C	TL0	AGC0 Control 0 Register		
0xA	ADC_C	TL	ADC0 control register		
0x9	ADC_H	PFCTL	ADC0 High Pass Filter Control	Register	
0x8	ADC_D	IGITALCTL	ADC0 Digital Control Register		
0x7	DAC_A	NALOG3	DAC Analog 3 Register		
0x6	DAC_A	NALOG2	DAC Analog 2 Register		
0x5	DAC_A	NALOG1	DAC Analog 1 Register		
0x4	DAC_A	NALOG0	DAC Analog 0 Register		

#### 5.1.2 **Register Description**

## 5.1.2.1 AUDIOINOUT\_CTL

Bit(s)	Name	Description	Access	Reset
15:12	-	Reserved	-	-
11	MDD	MCLK Divided to DAC 0:DIV=1 1:DIV=2	RW	0
10	HIOID	headset or earphone INOUT detect IRQ enable 0: disable 1: enable	RW	0
9	OCIEN	Direct Drive Output Over Current status IRQ 1: enable 0: disable If DAC_ANALOG2[5] is enabled and DAC_ANALOG3[14] is high, when this bit is enabled, an interrupt will be sent to the interrupt controller.	RW	0
8	OEN	I2S Output Enable. 0: Disable 1: Enable	RW	0
7	-	Reserved	-	-
6:5	IMS	I2S RX&TX Mode Select 00:3 wires mode 01:4 wires mode 10:6 wires mode 11:Reserved	RW	00
4:0	-	Reserved	-	-



### 5.1.2.2 DAC\_DIGITALCTL

### DAC Control EN\_MUTE Register

Offset = 0x02

Bit(s)	Name	Description	Access	Reset
15:12	-	Reserved	RW	0
		DAC input source select		
		00:I2S0(music)		
11:10	DACINSEL	01: Reserved	RW	00
		10: Reserved		
		11: Reserved		
		DACFL&FR EN_DITH	• 6	
9	DEDFL_FR	1:Enable	RW	0
		0:Disable	XY	
		DAC INPUT SAMPLE RATE SEL	$\sim$	
8	DISRS	0:MCLK/256	RW	0
		1:MCLK/128	-	
		DACFL&FR BANDWIDTH		
		00:Wide		
7:6	DBWFL_FR	01:Middle	RW	00
		10:Narrow		
		11:Reserved		
		DAC FL&FR OUTPUT SAMPLE RATE SEL		
		00:MCLK/16		
5:4	DOSRSFL_FR	01:MCLK/8	RW	00
		10:MCLK/4		
		11:MCLK/2		
		DACFR DIGITAL MUTE		
3	DMFR	1:Mute	RW	0
	•	0:Unmute		
	K	DACFL DIGITAL MUTE		
2	DMFL	1:Mute	RW	0
		0:Unmute		
		DACFR DIGITAL ENABLE		
1	DEFR	1:Enable	RW	0
Y		0:Disable		
		DACFL DIGITAL ENABLE		
0	DEFL	1:Enable	RW	0
		0:Disable		

### 5.1.2.3 DAC\_VOLUMECTL0

### DAC FL\_FR VOLUME CONTROL ((3/8) dB/level)

Offset = 0x03

	Bit(s)	Name	Description	Access	Reset
--	--------	------	-------------	--------	-------



		VOLUME CONTROL (3/8) dB/level		
15:8	DACFR_VOLUME	0xFF :+24 dB  0xBF : 0 dB 0xBE : -3/8 dB  0x00 : -72 dB	RW	BE
		VOLUME CONTROL (3/8) dB/level		
7:0	DACFL_VOLUME	0xFF :+24 dB		
		0xBF : 0 dB	RW	BE
		0xBE : -3/8 dB		
		0x00 : -72 dB		
5.1.2.4	DAC_ANALOG0			
DAC Analog Register				

## 5.1.2.4 DAC\_ANALOG0

Offset = 0x04

<b>D'</b> (())	N			D (
Bit(s)	Name	Description	Access	Reset
15:14	PAIB	PA bias current control. 11:biggest 00:smallest	RW	01
13:12	OPDAVB	OPDA bias voltage control. 11:biggest 00:smallest	RW	01
11	-	Reserved	-	-
10:8	OPDAIB	OPDA bias current control. 111:biggest 000:smallest	RW	011
7:6	OPDTSIB	OPDTS bias current control. 11:biggest 00:smallest	RW	01
5:4	OPVBIB	OPVB bias current control. 11:biggest 00:smallest	RW	01
3	-	Reserved	-	-
3	KFEN	RW	0	
2:0	OPGIB	OPG bias current control.	RW	101



	111:biggest	
	000:smallest	

## 5.1.2.5 DAC\_ANALOG1

DAC Analog Register

Offset = 0x05

Bit(s)	Name	Description	Access	Reset
		MIC mute,		
15	MICMUTE	0: mute	RW	0
		1: Unmute		
		FM mute,		
14	FMMUTE	0: mute	RW	0
		1: Unmute		
13:11	-	Reserved		-
		DACFL&FR Playback Mute		
10	DACFL_FRMUTE	0: mute DAC Playback,	RW	0
		1: enable DAC playback		
		PA output stage IQ control.		
9:8	PAIQ	00:smallest	RW	00
		11:biggest		
		Zero data for DAC analog part		
7	ZERODT	0:disable,	RW	0
		1:enable		
		PA output swing select.		
		0:2.828Vpp		
	PASW	1:1.6Vpp		
		This bit will control the attenuation before		
		DAC's output goes into PA.		
6		Set this bit to 1 when PA is driving a	RW	1
0		headphone, there must to be attenuation for	IX VV	1
		DAC's output (from about 2.4Vpp to 1.6Vpp)		
		and PA will output 1.6Vpp at max volume.		
		Set it to 0, there will be no attenuation and PA		
		will output 2.4Vpp and can function as		
	×	LINEOUT.		
		Headphone Amp Volume Control.		
		41 levels in total		
5:0	VOLUME	(Values between 0b000000 and 0b101000 are	RW	000000
2.0		valid. Any value over 0b101000 set to it will be	1.11	500000
		taken as 0b101000 actually. Reading value will		
		just show what you have written to it.)		

## 5.1.2.6 DAC\_ANALOG2

DAC Analog2 Register



Offset = 0x06

Bit(s)	Name	Description	Access	Reset
		PA Output Volume Near Zero Detect:		
		0:Invalid		
15		1:Valid	RW	0
15	PAZD	When this bit is selected 1, "click" of volume	ĸw	0
		tuning will cut down. But if small volume is		
		selected, this bit should be 0 to avoid some issue.		
14:12	-	Reserved	-	-
		DAC Current select:		
11	DACI	0:Small	RW	0
		1:Large	• 6	$\mathbf{P}^{\prime}$
		PA bias Double for ATP2 mode:	X	
10	P2IB	0: *1	RW	0
		1: *2		
		For ATP2,On-chip ramp Connect EN:		
9	ATP2CE	0: Disconnect	RW	0
		1: Connect		
		Antipop2 PA discharge control:		
8	PAVDC	0: switch open	RW	0
		1: switch closed, discharge		
		FML add FMR to PAL and PAR		
7	FLRADD	0: disable	RW	0
		1: enable		
		DAC to PA output mix configure:		
6	PAMIX	0: not mix	RW	0
		1:DACFL+DACFR to AOUTFL and AOUTFR		
		Direct Drive overload protect and recover		
5	DDOVV	0: Overload protect and recover is valid	RW	0
		1. Overload protect and recover is invalid		
	XY	Analog circuit of the internal DAC_OPVRO		
4	OPVROEN	enable	DW	0
4	OPVROEN	0: Disable	RW	0
7		1: Enable		
		Direct Drive antipop_VRO Resistant Connect		
2	DDATPR	Enable:	RW	0
3	DDAIFK	0: disconnect	IX W	0
		1: connect		
		Analog circuit of the internal DAC_OPVRO		
2.0		output stage IQ control.	DW	000
2:0	OPVROOSIB	111:biggest	RW	000
		000:smallest		



### 5.1.2.7 DAC\_ANALOG3

DAC Analog3 Register

Offset = 0x07

Bit(s)	Name	Description	Access	Reset
15	-	Reserved	-	-
		DAC VRO overload state:		
14	OVLS	1: VRO overload	R	0
		0: VRO normal working state		
		Volume change Delay bit:		
13	VLCHD	0: disable	RW	0
		1: enable	• 6	
12:11	-	Reserved		-
		All DAC&PA Bias enable	<b>Y</b>	
10	BIASEN	0: disable	RW	0
		1: enable		
		Channel FR&FL Antipop2 LOOP2 enable		
9	ATPLP2_FR_FL	0: disable	RW	0
		1: enable		
		OPCM1 bias current control.		
8:7	OPCM1IB	11:biggest	RW	01
		00:smallest		
		OPVRO bias current control.		
6:4	OPVROIB	000:smallest	RW	011
		111:biggest		
		PA FR&FL output stage enable		
3	PAOSEN_FR&FL	0: disable	RW	0
		1: enable		
		PA FR&FL enable		
2	PAEN_FR&FL	0: disable	RW	0
	X	1: enable		
		DAC FL ANALOG enable		
1	DACEN_FL	0: disable	RW	0
		1: enable		
K	<i>«</i>	FR DAC ANALOG enable		
0	DACEN_FR	0: disable	RW	0
		1: enable		

## 5.1.2.8 ADC\_DIGITALCTL

### ADC0 Digital Control Register

Offset=0x08

Bits	Name	Description	Access	Reset
15:13	-	Reserved	-	-



<u> </u>			1	1
		ADC OUTPUT SELECT		
12	ADCOS	0: I2S OUTPUT	RW	0
		1: Reserved		
		ADC0L And ADC0R Added enable		
		0: disable		
11	AD0LR	1: enable	RW	0
11	ADULK	Note: this bit is designed for karaoke use, when this bit is	S	0
		1, ADC0L data and ADC0R data are added and transmitted	ł	
1.0		to MCU.		
10	-	Reserved	- /	-
		ADC0 DIGITAL Gain Control		
		0000: 0dB		
		0001: 3dB		
		0010: 6dB		
	0011:	0011: 9dB		
		0100: 12dB		
	011	0101: 15dB		
		0110: 18dB		
9:6		0111: 21dB	RW	0000
		1000: 24dB		
		1001: 27dB		
		1010: 30dB		
		1011: 33dB		
		1100: 36dB		
		1101: 39dB		
		1110: 42dB		
		1111: 45dB		
5:0	-	Reserved	-	-

## 5.1.2.9 ADC\_HPFCTL

ADC Digital Control Register

Offset=0x09

Bits	Name	Description	Access	Reset
15:8	-	Reserved	-	-
		SR select for removing wind noise filter0		
		00:8kHz/11.025kHz/12kHz		
7:6	SRSEL0	01:16kHz/22.05kHz/24kHz	RW	00
		10:32kHz/44.1kHz/48kHz		
		11:Reserved		L



Wind Noise filter0 Cut Off frequency settings:													
						SF	R fs(kHz	)					
			8	11.025	12	16	22.05	24	32	44.1	48		
		000	82	113	122	82	113	122	82	113	122		
		001	102	141	153	102	141	153	102	141	153		
5:3	WNHPF0CUT	010	131	180	196	131	180	196	131	180	196	RW	000
		011	163	225	245	163	225	245	163	225	245		
		100	204	281	306	204	281	306	204	281	306		
		101	261	360	392	261	360	392	261	360	392		
		110	327	450	490	327	450	490	327	450	490		
		111	408	563	612	408	563	612	408	563	612		
		Select	High I	Pass Filter	0 for I	OC offs	set or Wi	nd Noi	se			U	
2	HPF0DW	0: for 1	DC off	set						)		ŔŴ	0
		1: for \	1: for Wind Noise										
	High Pass Filter0 L Enable												
1	HPF0LEN	0: enal								RW	0		
		1: disa	ble										
		High F	Pass Fil	lter0 R En	able								
0	HPFOREN	0: enal	ole					X	7			RW	0
		1: disa	ble										
- 1	2 10 ADC (						$\mathbf{N}$						
5.1	.2.10 ADC_C	, I L			$\rightarrow$		)						
AD	C control regist	ter			(								
Of	fset=0x0A												

### 5.1.2.10 ADC\_CTL

### ADC control register

#### Offset=0x0A

Bits	Name	Description	Access	Reset
15	-	Reserved	-	-
		FM input left channel enable;		
14	FMLEN	0: Disable	RW	0
		1: Enable		
		FM input right channel enable;		
13	FMREN	0: Disable	RW	0
		1: Enable		
		FM input gain control:		
		000:-3.0dB		
		001:-1.5dB		
		010:0.0dB		
12:10	FMGAIN	011:1.5dB	RW	010
		100:3.0dB		
		101:4.5dB		
		110:6.0dB		
		111:7.5dB		
9:8	-	Reserved	-	-



				1
		MIC0 input L Channel Enabled		
7	MIC0LEN	0: disable	RW	0
		1: enable		
		MIC0 input R Channel Enabled		
6	MIC0REN	0: disable	RW	0
		1: enable		
		MIC0 input Fully differential or Single ended select		
5	MIC0FDSE	0: Fully Differential;	RW	0
		1: Single Ended;		
		ADC0 Left Channel Enable		
4	AD0LEN	0: disable	RW	0
		1: enable		
		ADC0 Right Channel Enable		
3	AD0REN	0: disable	RW	0
		1: enable		
		PA OUT TO ADC ENABLE		
2	ATAD	0: disable	RW	0
		1: enable		
		MIC TO ADC ENABLE		
1:0	MTA	0: disable	RW	0
		1: enable		

### 5.1.2.11 AGC\_CTL0

#### AGC0 Control Register 0

Offset = 0x0B

Bits	Name	Description	Acce	ss Reset
			[·····	
	Y i			



		AMP1 Left Channel Gain Select at AGC0 disabled		
		0000: 16.5dB		
		0001: 18.0dB		
		0010: 19.5dB		
		0011: 21.0dB		
		0100: 22.5dB		
		0101: 24.0dB		
		0110: 25.5dB		
		0111: 27.0dB		
		1000: 28.5dB		
15:12	AMP1G0L	1001: 30.0dB	RW	1001
		1010: 31.5dB		
		1011: 33.0dB	AU	
		1100: 34.5dB		
		1100. 54.5dB		
		1110: 37.5dB		
		1111: 39.0dB		
		AMP1 AGC Gain can be Read out when AGC0 is		
		enabled, and can be written and read out when AGC0 is		
		disabled.		
		AMP1 Right Channel Gain Select at AGC0 disabled		
		0000: 16.5dB		
		0001: 18.0dB		
		0010: 19.5dB		
		0011: 21.0dB		
		0100: 22.5dB		
		0101: 24.0dB		1001
		0110: 25.5dB		
		0111: 27.0dB		
11.0		1000: 28.5dB	DUL	
11:8	AMP1G0R	1001: 30.0dB	RW	
		1010: 31.5dB		
	C	1011: 33.0dB		
		1100: 34.5dB		
		1101: 36.0dB		
		1110: 37.5dB		
		1111: 39.0dB		
		AMP1 AGC Gain can be Read out when AGC0 is		
		enabled, and can be written and read out when AGC0 is		
		disabled.		
		Internal MIC Power Controlled by External MIC Plug		
7	IMICSHD	enable	RW	0
/		0: disable		
1		1: enable		



		External MIC Power VMIC enabled		
6	VMICEXEN	0: disabled	RW	0
		1: enabled		
		External MIC Power VMIC voltage setting		
		00 2.7V		
5:4	VMICEXST	01 2.9V	RW	1
		10 3.1V		
		11 3.2V		
		Internal MIC Power VMIC Control		
3	VMICINEN	0:disable	RW 🔺	0
		1:enable		
		AMP1 Gain Boost Range Select		Ρ́
		000: +3.0dB		
		001: +6.0dB		
		010: +9.0dB		
2:0	AMP0GR1	011: +12.0dB	RW	011
		100: +13.5dB		
		101: +15.0dB		
		110: +16.5dB		
		111: +18.0dB		
5.1.2	.12 AGC_CTL1			
AGC	0 Control 1 Register			
Offset	t=0x0C			
D:4-	NIA	Description		Darat

## 5.1.2.12 AGC\_CTL1

### AGC0 Control 1 Register

Bits	Name	Description	Access	Reset
15:14		headset input current detect level (µA)		
		00:50		0x3
	VCDL	01:100	RW	0x3
	• (	10.150		
		11:200		
	<b>X</b> Y	headset input state		
13	MIS	0:not input	R	0
		1:input		
		AGC0 Noise gate statistic time, (SCY = 1.36ms)		
		000: 4*SCY		
		001: 8*SCY		
		010: 16*SCY		
12:10	NGT0	011: 32*SCY	RW	001
		100: 64*SCY		
		101: 128*SCY		
		110: 256*SCY		
		111: 512*SCY		



<b></b>		ACCO Attach(Cain man lamp) Time for a Cain		
		AGC0 Attack(Gain ramp-down) Time for every Gain $(SCV = 623)$		
		step, (SCY = 683µs) 000: 1*SCY		
		001: 2*SCY		
9:7	ATKT0	010: 4*SCY	RW	010
		011: 8*SCY		
		100: 16*SCY		
		101: 32*SCY		
		110: 64*SCY		
		111: 128*SCY		
		AGC0 Decay(Gain ramp-up) Time for every Gain step,		
		(SCY = 5.46ms)		
		000: 16*SCY		
	DCYT0	001: 32*SCY		
6:4		010: 64*SCY	RW	001
0.4		011: 128*SCY	1	001
		100: 256*SCY		
		101: 512*SCY		
		110: 1024*SCY		
		111: 2048*SCY		
		AGC0 RC filter cutoff frequency select		
		00:207Hz		
3:2	CMR0	01: 414Hz	RW	10
		10: 828Hz		
		11: 1.65kHz		
		AGC0 sense Cycle select		
		00 :341µs		
1:0	SCY0	01: 683µs	RW	10
		10 :1366µs		
	•	11):2732µs		

# 5.1.2.13 AGC\_CTL2

## AGC Control 2 Register

Offset=0x0D

Bits	Name	Description	Access	Reset
	·	AGC0 AMP1 Target level select at AMP2GR=+6dB		
		000: -42dBFS		
		001: -39dBFS		
		010: -36dBFS		
15:13	TARGL0	011: -33dBFS	RW	100
		100: -30dBFS		
		101: -27dBFS		
		110: -24dBFS		
		111: -21dBFS		



<u> </u>		AGC0 Noise Gate Threshold select at +28.5dB Gain		
		(Peak sense)		
		000: -27dBFS		
		001: -30dBFS		
		010: -33dBFS		
12:10	NGTHSEL0	011: -36dBFS	RW	011
		100: -39dBFS		
		101: -42dBFS		
		110: -45dBFS		
		111: -51dBFS		
		ADC0 MIC to PA Path differential compensation enable		
9	MICAAEN	0: Disable	RW	0
		1: Enable		
8	-	Reserved		-
		AGC0 input source select		
7	RMSINSEL0	0: Left	RW	0
		1: Right		
		MIC gain 0dB enable		
6	MGE	0:disable	RW	0
		1:enable		
		AGC0 Noise Gate maintain current Gain or keep		
_		silence	DUV	0
5	NGSLEN0	0: maintain current Gain	RW	0
		1: keep silence		
		AGC0 Noise Gate function enable		
4	NGTEN0	0: disabled	RW	0
		1: enabled		
		AGC0 Gain change at zero-cross enabled		
3	ZEROC0	0: disabled	RW	0
		1. enabled		
	XX	AGC0 Gain con gain reset function enable		
2	GREN0	0: disabled	RW	0
		1: enabled		
		AGC0 Left channel Enable		
1	AGC0LEN	0: disabled	RW	0
		1: enabled		
		AGC0 Right channel Enable		
0	AGCOREN	0: disabled	RW	0
ľ		1: enabled		
I				

## 5.1.2.14 ADC\_ANALOG0

ADC Analog 0 Register

Offset=0x0E

-	Bits	Name	Description	Access	Reset
---	------	------	-------------	--------	-------



-				
		IVSRMS bias tune		
		000: -25%		
		001: -18.75%		
		010: -12.5%		
15:13	IVSRMSTN	011: -6.25%	RW	100
		100: 0% (Baseline value 2µA)		
		101: +6.25%		
		110: +12.5%		
		111: +18.75%		
		Earphone input current dectec level (mA)		
		00:0.9		
12:11	EICDL	01:1.0	RW	0
12.11	LICDL	10:1.1		9
		11:1.2		
		Earphone or headset out current detect level ( $\mu$ A)		
		00:10		
10.0	FUOCDI		DW	1
10:9	EHOCDL		RW	1
		11:40		
		Earphone input state		_
8	EIS	0:NOT INPUT	R	0
		1:INPUT		
		The bias current select for OPAD1 in A/D:		
		000: 3µA		
		001: 4μΑ		
		010: 5μΑ		
7:5	OPBC1	011: бµА	RW	011
1.5	OFDCI	100: 7µА	IX VV	011
		101: 8µA		
		100: 9μA		
	× ×	110: 10μΑ		
		111: 11μΑ		
		The bias current select for OPAD2/3 in A/D:		
		00: 2μΑ		
4:3	OPBC23	01: 3μΑ	RW	01
		10: 4µA		
		11: 5μΑ		
		Audio A/D Voltage Reference bias current select:		
		000: 2μΑ		
		001: 3μΑ		
2:0	VRDABC	010: 4μΑ	RW	001
2.0			17.44	001
		 110: 8μA		
		110. 8μA 111: 9μA		
		μ		



### 5.1.2.15 ADC\_ANALOG1

## ADC Analog 1 Register

### Offset=0x0F

Bits	Name	Description	Access	Reset
		Audio A/D LPF bias current select:		
		000: 3.0μA		
		001: 3.5μA		
		010: 4.0μΑ		
15:13	LPFBC	011: 4.5µA	RW	100
		100: 5.0µA		
		101: 5.5μA		
		110: 6.0μΑ		
		111: 6.5μA	K,Y	
		FD LPF BUF OP bias current select:		
		00: 4μΑ		
12:11	LPFBUFBC	01: 5μΑ	RW	01
		10: бµА		
		11: 7µА		
		ADC Total Bias Tune		
10	ADCBIAS	0: Normal	RW	0
		1: +50%		
9	-	Reserved	-	-
		headset or earphone input detect enable		
8	HIDE	0 :disable	RW	1
		1 :enable		
		MIC Preamp FDOP1 bias current select :		
		00: 3μΑ		
7:6	FD1BC	01: 4μΑ	RW	01
		10: 5μA		
	X	11: 6µА		
		MIC Preamp FDOP2 bias current select :		
		00: 2µA		
5:4	FD2BC	01: 3µA	RW	01
K	/	10: 4µA		
Y		11: 5µA		
		MIC Preamp FDOP2 bias current select :		
		00: 2µA		
3:2	FD1BUFBC	01: 3μΑ	RW	01
		10: 4µA		
		11: 5μΑ		



#### ATC2603C DATASHEET

tio

1:0 FMBC	FM Pre-amplifiers bias current select: 00: 3μA 01: 4μA 10: 5μA 11: 6μA	RW	01	
----------	--	----	----	--

## 5.2 Audio Characteristics

The audio characteristics are measured under the following conditions: AVCC = 2.9V, VCC = 3.1V, VDD = AVDD = 1.8V, Vref = 1.5V. When testing DAC+PA or PA, a 160hm or 320hm load resistor is applied.

### 5.2.1 DAC+PA

Characteristics	Min	Тур	Max	Unit
Noise	C	12		μV
SNR		93.3		dB
SNR(A-Weighting)		96.8		dB
Dynamic Range (-48dB Input)		95		dB
Dynamic Range (A-Weighting, -48dB Input)		98		dB
THD+N (0dB Input)		-85		dB
Max Ampl (0dB Input)		588		mV
Max Power		20.6		mW
		-82dB /-82dB		dD
Interchannel Isolation (1kHz, 0dB sine wave Input)		(L mute/R mute)		dB


#### Table 5-3 DAC + Direct Drive PA characteristics


### Table 5-4 DAC + Non-Direct Drive PA @FS=48K characteristics

Characteristics	Min	Тур	Max	Unit	
Noise		11.5		μV	
SNR		96		dB	
SNR(A-Weighting)		98.5		dB	
Dynamic Range (-48dB Input)		94		dB	
Dynamic Range (A-Weighting, -48dB Input)		97		dB	
THD+N (0dB Input)		-85		dB	
Max Ampl (0dB Input)		575		mV	
Max Power		20.2@220µF		mW	
Interchannel Isolation (1kHz, 0dB Sine wave Input)		-86dB/-84dB		٩D	
		(L mute/R mute)		dB	

Figure 5-2 shows the frequency Response of DAC @ INPUT AMP = 0dB & load = 16R:










Figure 5-3 DAC FFT response


5.2.2

Table 5-5 Nor	n-Direct Drive	PA cha	racteristics
1			

Characteristics	Min	Тур	Max	Unit
Noise		14		μV
SNR		93.5		dB
Dynamic Range		93		dB
THD+N		-82		dB
Output Common Mode Voltage		1.505		Vrms
Full Scale Output Voltage@-60dB THD+N		0.650Vrms(2Vpp)		Vrms
Output Power @16.5Ohm		25mW		mW

Figure 5-4 below is the frequency Response of the Non-direct Drive PA @1.6Vpp input:








Figure 5-5 THD+N vs. INPUT AMP Curve

Characteristics	Min	Тур	Max	Unit
Noise		16		μV
SNR		92.3		dB
Dynamic Range		92.1		dB
THD+N		-81	-78	dB
Output Common Mode Voltage		1.5		Vrms
Full Scale Output Voltage@-60dB THD+N		0.660Vrms(2Vpp)		Vrms
Output Power @16Ohm		26		mW

Figure 5-6 below is the Frequency Response of Direct Drive PA @1.6Vpp input:






Figure 5-7 THD+N vs. Input AMP

## 5.2.3 ADC

### Table 5-7 ADC characteristics

Test condition: Temp = $25^{\circ}$ C, AVCC = 3.0V, VCC = 1V, VDD = AVDD = 1.8V, Vref = 1.5V @2Vpp, 1 kHz, sine wave input

Characteristics	Min	Тур	Max	Unit
Dynamic Range (-40 dBFS Input), unweighting		91		dB
Dynamic Range (-40 dBFS Input), weighting		92.7		dB
THD+N, unweighting		-85		dB
THD+N, weighting		-87.5		dB



# 6 TWI Interface

## 6.1 Features

ATC2603C can be accessed by Master through a standard TWI (Two-Wire Interface), which allows Master to write commands to and read status from ATC2603C by accessing its registers. TWI only occupies two pins namely SCL (Serial Clock) and SDA (Serial Data), information is transmitted serially on SDA and clock is driven on SCL by Master. ATC2603C is a slave device controlled by Master, The transmission speed of TWI interface supports 400Kbps, 8-bit address and 16-bit data width with MSB transmitted first. The default slave address is 0xCA.

A typical sequence of Writing 16-bit data to a register is shown in the Figure below. A start bit is generated by Master, followed by a slave address, then register address and 16-bit data. A SACK acknowledge signal will be given by ATC2603C after every byte address or data transmission. The transmission stops when Master sends a stop bit. All the 16-bit data should be written before the register is updated.




Figure 6-1 Writing 16-bit data to register through TWI bus

The Figure above shows a sequence of writing a 16-bit data 0xF080 to register 0x31, the slave address is 0xCA.

A typical 16-bit data read sequence is shown below. Firstly, Master writes slave address and register address to ATC2603C. Then a start bit and the slave address is sent indicating a read sequence started. In the following 8-bit clock, Master reads data from ATC2603C, during which Master sends a MACK signal every 8-bit data or address, mNACK signal will be sent to ATC2603C to stop the reading process, then Master generates a stop bit indicating the reading is completed.




Figure 6-2 Reading 16-bit data from register through TWI bus

The Figure above illustrates Master reads 16-bit data 0xF080 from register 0x31, the slave address is 0xCA.

## 6.2 Register List

Table 6-1	TWI	Interface	Register	<b>Block</b> Address
-----------	-----	-----------	----------	----------------------

Block Name	Base Address
TWSI_REGISTER	0xF8



Table 6-2 TWI Register Offset

Offset	Register Name	Description
0x08	SADDR	TWI serial interface slave device register

#### 6.3 **Register Description**

#### 6.3.1 **SADDR**

Two-Wire Serial interface slave device address register

Offset = $0x$	x08		• •	<b>N</b>
Bit(s)	Name	Description	Access	Reset
15:8	-	Reserved		-
		Slave device address		
7:1	SDA	The register contains the slave device address	RW	0x65
		used in slave mode.		
		Filter pulse Cycle select		
0	FCS	0: filter 2 cycles noise(83.3ns)	RW	0
		1: filter 1cycle noise(41.7ns)		
P				

Copyright<sup>©</sup> 2014-2015 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.




# 7 Power Management Unit

## 7.1 Features

The highly integrated Power Management Unit (PMU) in ATC2603C provides a full solution for the single cell lithium battery power system, the communication with Master is done through TWI interface. PMU consists of 3 DC-DCs, 9 LDOs (one of which is SWITCH-LDO), 10-bit multiplex ADC, one linear charging-management unit, fuel gauge, and self-adaption power distribution control unit etc, automatically monitoring abnormal power conditions like overvoltage, overcurrent, undervoltage and overtemperature, etc.

The linear charging-management unit for Li-Ion battery adjusts the charging current automatically according to the battery's status, including trickle, CC (Constant Current) and CV (Constant Voltage) charging phase, with maximum charging current of 2A. Furthermore, it also supports overcharge protection and timeout protection, etc.

Self-Adaption Power Distribution (APDS) control module is an integrated unit inside PMU, which controls the power distribution and seamless power switching among BAT, VBUS and WALL to guarantee a stable power supply for the whole system. The minimum Standby current can be lower than  $30\mu$ A. The input voltage of integrated 10-bit, 16-channel Analog-to-Digital converter (AuxADC) ranges from 0V to 3V, is used for detecting the voltage, current and temperature.



### Figure 7-1 ATC2603C Buck DC-DC circuit diagram

ATC2603C integrates 3 Buck DC-DCs: DC-DC1, DC-DC2 and DC-DC3. All the 3 Buck DC-DCs are synchronized controlled and integrates internal MOSFET. For normal application, one inductor and two capacitors should be applied outside. The key parameters and recommended components selection is listed in Table 7-1 below.



Buck	Vin (V)	Vout (V)	Adjustabl e Voltage Step (mV)	Imax (A)	L	Cin/Co ut	Applicat ion
DC-DC1	3.3~5.	0.7~1.4	25	1.2	2.2µH(DCR	10µF/2	Master
DC-DC1	5	0.7~1.4	23	1.2	<0.05Ohm)	0µF	core
DC-DC2	3.3~5.	1.3~2.15	50	1	2.2µH(DCR	10µF/2	DDR
DC-DC2	5	1.5~2.15	50	1	<0.05Ohm)	0µF	DDK
	3.3~5.				4.7µH(DCR	10µF/2	Master/A
DC-DC3	5	2.6~3.3	100	1	<0.10hm)	0μF	TC2603
	5					opri	C IO

Table 7-1 Key parameters and Externa	l components selection	for DC-DCs
--------------------------------------	------------------------	------------

*Note: the maximum current of DC-DC3 is 800mA when working without inductance.* The Efficiency characteristics of these DC-DCs are shown in Figure 7-2




Figure 7-2 ATC2603C Buck DC-DCs Efficiency curve

# 7.2.2 LDO Module

ATC2603C integrates 9 LDOs in total, their specifications are listed below in Table 7-2. LDO support output overvoltage, overcurrent and undervoltage protection. Whenever the output voltage exceeds the overvoltage range, LDOs will generate an overvoltage interrupt, besides, the LDOs overvoltage protection can be enabled or disabled through the relevant register. Overcurrent and Undervoltage are the same mechanism.

Regulator	Vin (V)	Vout(V)	Imax(mA)	Cin(µF)	Cout(µF)	Application Reference
LDO1	3.0~5.5	2.6~3.3	200	0.1	2.2	Sensor2V8
LDO2	3.0~5.5	2.6~3.3	200	0.1	2.2	Master/ATC2603C

Table 7-2 LDO regulators specifications



						AVCC
LDO3	3.0~5.5	1.5~2.0	250	0.1	2.2	ATCVDD1V8
LDO5	3.0~5.5	2.6~3.3	150	0.1	2.2	TPVCC
LDO6	3.0~5.5	0.7~1.4	200	0.1	2.2	Master AVDD
LDO7	3.0~5.5	1.5~2.0	200	0.1	2.2	Sensor1V8
LDO11	3.0~5.5	2.6~3.3	25	0.1	1.0	SVCC
LDO12	3.0~5.5	1.5~2.0	15	0.1	1.0	RTCVDD
SWITCH-			400			SD Card
LDO	-	-	400	-	-	SD Calu

*Note1: LDO12 output voltage is dependent with supply voltage and is not adjustable. The relationship between LDO3 and LDO12 is not fixed, LDO3 voltage is register adjustable.* 

Note2: when SWITCH-LDO is configured to SWITCH mode, the output voltage equals the input voltage; when SWITCH-LDO is configured as LDO, the output voltage ranges 3.0~3.3V, and its input is tied internally.

### 7.2.3 Charger Module

ATC2603C integrates one constant current and constant voltage charger, providing battery detection, trickle current charging and it can adjust the charging current according to system power consumption. When an external adaptor is plugged in, the battery's existence is detected by ATC2603C PMU according to the voltage on BAT PIN, once SYSPWR is detected higher than battery voltage (VBAT), the charger will be enabled by software and ATC2603C PMU will manage the charging process automatically. Charging current can be configured through register (max 2A) and the real-time charging current can be read by the ADC charging current register.

The IC internal temperature and battery temperature are monitored throughout the charging process, once the temperature is detected higher or lower than the standard value, an interrupt signal will be sent, and software will take measures then charging process will be paused. The battery's temperature is measured by the circuit shown in Figure 7-3 below.





Figure 7-3 ATC2603C Battery Temperature Detecting Diagram



### 7.2.4 APDS Module



### Figure 7-4 APDS Module Diagram

ATC2603C APDS (Adaptive Power Distribute System) block diagram (for CHIP\_VER(0xDC)=0x0) is shown in Figure 7-4 above. SYSPWR is a public power supply node for all the DC-DCs and LDOs. PMU gets power from BAT, VBUS and WALL and then supplies to the public node SYSPWR through a diode respectively in the IC. To prevent current from flowing from VBUS to SYSPWR in OTG application, an enable control pin (EN) is applied to the diode between VBUS and SYSPWR. When this diode is disabled, the path from BUS to SYSPWR will be cut off completely. PMU needs to supply high power, in order to reduce internal thermal dissipation, two external MOSFET PMOS1 and PMOS2 are applied to bypass big current, see in Figure 7-4 above.

Note that for CHIP VER(0xDC)=0x1, the diode is replaced by a LDO, the mechanism is identical.

Voltages on BAT, VBUS, WALL and SYSPWR nodes as well as the current flows through each diode are monitored since the system is powered on. Once the output voltage of BAT exceeds the upper or lower limits, PMU will send BAT overvoltage or undervoltage interrupt to INTS module. When the current through BAT path is detected higher than the set value, a BAT overcurrent interrupt will be sent to INTS module, what's more, if this current exceeds overcurrent shut-off value, the power will be forced to shut off to protect IC. If VBUS and WALL are detected overvoltage, undervoltage or overcurrent, the same process will be triggered as BAT does.



## 7.2.5 **Power Modes**

According to the application, the following 4 types of power modes are distinguished:

- **S1-Working Mode**: In Working Mode, Master can work normally including its kernel and IOs, that is to say, DC-DC1 and DC-DC3 needed by the Master and ATC2603C must work properly. LDO1, LDO2, LDO3, LDO6, LDO11, LDO12 and their related control logic circuits should work. Other regulators can be either on or off. This state is called S1.
- **S2-Standby Mode**: Both Master IC's kernel and IOs are shut off in this mode, DC-DC1, DC-DC3, LDO1, LDO2, LDO3 and LDO6 are powered off accordingly, LDO11 and LDO12 is still on. Essential information is saved in DDR for fast start-up, so DC-DC2 should work normally. The communication between Master and ATC2603C is disabled. We called this state S2.
- **S3-Sleep Mode**: When the device is not used for a long time, the system will enter S3 state, which is a low power state. In this case, DDR will be power down, but SYSPWR still supplies the system. Only LDO11 and LDO12 is on, others are all power off.
- **S4-Deep Sleep Mode**: In this mode, the power consumption is reduced more deeply than standby mode, LDO11 is power down, and only LDO12 is on.

#### Wakeup elements:

The system can be woke up in different conditions, which involves several wake up elements including ONOFF, ALARM, SGPIOIRQ, RESET, REM\_CON, USB, WALL, HDSW, IR. In S2 and S3, each of the elements above can wake up the system. In S4, SVCC is shut off, only RTCVDD exists, so only SGPIOIRQ, REM\_CON and IR cannot wake up the system, others can wake up the system. Either long or short press on ONOFF button can wake up the system, which can be enabled or disabled by the register. In S1 mode, the system can be configured into S2, S3 or S4 by software, setting the related bits EN\_S1, EN\_S2, EN\_S3, shown in Table 7-3 below.

Power State	EN_S1	EN_S2	EN_S3
S4	0	0	0
\$3	0	0	1
S2	0	1	Х
S1	1	Х	Х

Note: When the system need to go into S2 from S1, set  $EN_S2=1$  first, then write 0 to  $EN_S1$ , to switch the system from S1 mode to S2.

### **Overcurrent protection:**


If one of the LDOs is overcurrent, and overcurrent interrupt is sent, PWROK will be pulled down first, and then it will enter Standby state by setting EN\_S2 and EN\_S3.

If overcurrent is detected on BAT, WALL or VBUS, and its overcurrent shut off function is enabled, then it will entering Standby state according to the settings of EN\_S2 and EN\_S3.

#### **Overtemperature protection:**

When the temperature in IC exceeds the settings, and its overtemperature protection is enabled, then the system will enter Standby state by setting EN\_S2 and EN\_S3 automatically.





### 7.2.6 POR and Power ON/OFF Sequence Module




Figure 7-5 above shows ATC2603C power on sequence, the power of BAT or WALL or VBUS is turned on firstly, RTCVDD and SVCC will be generated closely after that. Then ATC2603C's core voltage (1.8V) and Master's core voltage (1.0V) will be applied. The high-voltage supply for ATC2603C and Master will be generated afterwards. At last, when all these power is stable, the POR signal will be sent to Master, which indicates the Master starts to run. The timing parameter is of power on sequence is listed in Table 7-4 below.

Table 7-4 Timing	Parameter of Pa	wer on Sequence
------------------	-----------------	-----------------

Parameter	Tmin(ms)	Tmax(ms)
t1	35.6	81.3
t2	26.1	72.7
t3	2.4	6.2
t4	33.8	92.5
DC-DC3 to LDO1 and LDO1 to LDO2	0	0.12


If the system is set to power down by software, Master will send commands to ATC2603C, on



receiving the commands, ATC2603C will pull down PWROK and POR, then shut off DC-DC1, DC-DC3, LDO1, LDO2, LDO3 and LDO6.

If system is force to power down, then if any of DC1OUTOK, DC3OUTOK, LDO1OUTOK, LDO2OUTOK, LDO3OUTOK or LDO6OUTOK is detected high to low, ATC2603C will pull POR down immediately.

### 7.2.7 ONOFF & Reset Module



### Figure 7-6 ONOFF & Reset Module Diagram

In the PMU, ONOFF and Reset multiplex one PIN (ONOFF/RESET), shown in figure 7-6. Either ONOFF or RESET button is pressed down, SYSRST or SYSONOFF signal will be high and generates a trigger to PMU through ONOFF/RESET pin accordingly. If the RESET and ONOFF buttons are pressed down at the same time, all the registers in RTCVDD voltage domain will be reset. Long press on ONOFF button for more than a setting period (6s, 8s, 10s or 12s) will trigger a same function like P\_RESET to reset the whole system.

# 7.2.8 PWM Module

PWM module get the divided clock by register PWMCLKDIV from Master, and there are two PWM modules, PWM0 and PWM1, which can be used for breath light control.

# 7.3 **PRegister List**

Table	7-5	PMI	Block	Address
Innic	/-5	1 1110	Dioch	inness

Name	Base Address
PMU	0x00

#### Table 7-6 PMU Controller Registers

Offset	Register Name	Description
0x00	PMU_SYS_CTL0	PMU SYSTEM CONTROL Register0



### ATC2603C DATASHEET

0x01	PMU_SYS_CTL1	PMU SYSTEM CONTROL Register1
0x02	PMU SYS CTL2	PMU SYSTEM CONTROL Register2
0x03	PMU SYS CTL3	PMU SYSTEM CONTROL Register3
0x04	PMU SYS CTL4	PMU SYSTEM CONTROL Register4
0x05	PMU SYS CTL5	PMU SYSTEM CONTROL Register5
0x0A	PMU BAT CTL0	PMU BAT CONTROL Register0
0x0B	PMU BAT CTL1	PMU BAT CONTROL Register1
0x0C	PMU_VBUS_CTL0	PMU VBUS CONTROL Register0
0x0D	PMU_VBUS_CTL1	PMU VBUS CONTROL Register1
0x0E	PMU_WALL_CTL0	PMU WALL CONTROL Register0
0x0F	PMU_WALL_CTL1	PMU WALL CONTROL Register1
0x10	PMU_SYS_PENDING	PMU SYSTEM Pending Register
0x11	PMU_DC1_CTL0	PMU DC-DC1 CONTROL Register0
0x14	PMU_DC2_CTL0	PMU DC-DC2 CONTROL Register0
0x17	PMU_DC3_CTL0	PMU DC-DC3 CONTROL Register0
0x1E	PMU_LDO1_CTL	PMU LDO1 CONTROL Register
0x1F	PMU_LDO2_CTL	PMU LDO2 CONTROL Register
0x20	PMU_LDO3_CTL	PMU LDO3 CONTROL Register
0x22	PMU_LDO5_CTL	PMU LDO5 CONTROL Register
0x23	PMU_LDO6_CTL	PMU LDO6 CONTROL Register
0x24	PMU_LDO7_CTL	PMU LDO7 CONTROL Register
0x28	PMU_LDO11_CTL	PMU LDO11 CONTROL Register
0x29	PMU_SWITCH_CTL	PMU SWITCH CONTROL Register
0x2A	PMU_OV_CTL0	PMU OVER VOLTAGE CONTROL Register0
0x2B	PMU_OV_CTL1	PMU OVER VOLTAGE CONTROL Register1
0x2C	PMU_OV_STATUS	PMU OVER VOLTAGE Status Register
0x2D	PMU_OV_EN	PMU OVER VOLTAGE Detect ENABLE Register
0x2E	PMU_OV_INT_EN	PMU OVER VOLTAGE INT ENABLE Register
0x2F	PMU_OC_CTL	PMU OVER CURRENT CONTROL Register
0x30	PMU_OC_STATUS	PMU OVER CURRENT Status Register
0x31	PMU_OC_EN	PMU OVER CURRENT Detect ENABLE Register
0x32	PMU_OC_INT_EN	PMU OVER CURRENT INT ENABLE Register
0x33	PMU_UV_CTL0	PMU UNDER VOLTAGE CONTROL Register0
0x34	PMU_UV_CTL1	PMU UNDER VOLTAGE CONTROL Register1
0x35	PMU_UV_STATUS	PMU UNDER VOLTAGE Status Register
0x36	PMU_UV_EN	PMU UNDER VOLTAGE Detect ENABLE Register
0x37	PMU_UV_INT_EN	PMU UNDER VOLTAGE INT ENABLE Register
0x38	PMU_OT_CTL	PMU OVER TEMPERTURE CONTROL Register
0x39	PMU_CHARGER_CTL0	PMU CHARGER CONTROL Register0
0x3A	PMU_CHARGER_CTL1	PMU CHARGER CONTROL Register1
0x3B	PMU_CHARGER_CTL2	PMU CHARGER CONTROL Register2
0x3D	PMU_APDS_CTL	PMU APDS CONTROL Register



0x50	PMU_ICMADC	PMU ICMADC Register			
0x62	PMU_ABNORMAL_STATUS	PMU Abnormal_Status Register			
0x63	PMU_WALL_APDS_CTL	PMU WALL_APDS_CTL			
0x64	PMU_REMCON_CTL0	PMU REMCONADC wake up control Register			
0x65	PMU_REMCON_CTL1	PMU REMCONADC interrupt control Register			
0x66	PMU_MUX_CTL0	PMU MUX CTL0 Register			
0x67	PMU_SGPIO_CTL0	PMU SGPIO CTL0 Register			
0x68	PMU_SGPIO_CTL1	PMU SGPIO CTL1 Register			
0x69	PMU_SGPIO_CTL2	PMU SGPIO CTL2 Register			
0x6A	PMU_SGPIO_CTL3	PMU SGPIO CTL3 Register			
0x6B	PMU_SGPIO_CTL4	PMU SGPIO CTL4 Register			
0x6C	PWMCLK_CTL	PWM clock controller register			
0x6D	PWM0_CTL	PWM0 control register			
0x6E	PWM1_CTL	PWM1 control register			
7.4 Register Description					
7.4.1	7.4.1 PMU_SYS_CTL0				
PMU_SYS_CTL0 Register (RTCVDD) (default 0xE04B)					

#### **Register Description** 7.4

#### PMU\_SYS\_CTL0 7.4.1

Offset = 0x00
---------------

Bit(s)	Name	Description	Access	Reset
15	USB_WK_EN	VBUS wake up enable, when exceeds the threshold voltage 1:VBUS can wake up 0:VBUS can't wake up	RW	0x1
14	WALL_WK_EN	WALL wake up enable, when exceeds the threshold voltage 1:WALL can wake up 0:WALL can't wake up	RW	0x1
13	ONOFF_LONG_ WK_EN	ONOFF long press wake up enable 1:ONOFF can wake up 0:ONOFF can't wake up	RW	0x1
12	ONOFF_SHORT _WK_EN	ONOFF short press wake up enable 1:ONOFF can wake up 0:ONOFF can't wake up	RW	0x0
11	SGPIOIRQ_WK _EN	SGPIOIRQ wake up enable 1: SGPIOIRQ can wake up 0: SGPIOIRQ can't wake up	RW	0x0
10	RESTART_EN	Restart enable 1:enable 0:default	RW	0x0



		The default value is 0, when it is set to 1(If		
		WALL/VBUS exists, WALL/VBUS wakeup will be		
		HW disabled), the system will enter Standby Mode,		
		then wakes up automatically 2sec later, this bit will be		
		cleared to 0 at the same time.		
	DEM CON NUZ	REM_CON button pressed wake up enable		
9	REM_CON_WK	1:Rem_con can wake up	RW	0x0
	_EN	0:Rem_con can't wake up		
		Alarm wake up enable		
8	ALARM_WK_E	1:Alarm can wake up	RW 人	0x0
	Ν	0:Alarm can't wake up		
		Hard switch wake up enable		
7	HDSW_WK_EN	0:No	RW	0x0
		1:Yes		
		P_Reset and ONOFF long press Reset wake up enable	1	
(	RESET_WK_EN	0:No	DW	0 1
6		1:Yes	RW	0x1
		This bit can be reset by RTCVDDOK only		
		IRwake up enable		
5	IR_WK_EN	0:No	RW	0x0
		1:Yes		
		VBUS wake up threshold voltage		
		00:4.05V		
4:3	VBUS_WK_TH	01:4.20V	RW	1
		10:4.35V		
		11:4.50V		
		WALL wake up threshold voltage		
		00:4.05V		
2:1	WALL_WK_TH	01:4.20V	RW	1
		10:4.35V		
	KY	11:4.50V		
	ONOFF MUXK	ONOFF multiplex enable		
0	EY_EN	0:Disable (No P_RESET key)	RW	0x1
		1:Enable (With P_RESET key)		

## 7.4.2 PMU\_SYS\_CTL1

PMU\_SYS\_CTL1 Register (RTCVDD) (default 0x000E) Offset = 0x01

Bit(s)	Name	Description	Access	Reset
		VBUS wakeup flag		
15	USB_WK_FLAG	1:VBUS wakeup	R	0x0
		0:No VBUS wakeup		



-				
14	WALL WK FLAG	WALL wakeup flag 1:WALL wakeup	р	0x0
14	WALL_WK_ILAO	0:No WALL wakeup	R	0X0
		ONOFF long press wakeup flag		
13	ONOFF_LONG_WK_	1:ONOFF long press wakeup	R	0x0
	FLAG	0:No ONOFF long press wakeup		
		ONOFF short press wakeup flag		
12	ONOFF_SHORT_WK	1:ONOFF short press wakeup	R	0x0
	_FLAG	0:No ONOFF short press wakeup		
		SGPIOIRQ wakeup flag		
11	SGPIOIRQ_WK_FLA	1: SGPIOIRQ wakeup	R	0x0
	G	0: No SGPIOIRQ wakeup	• 67	
		ONOFF_PRESS_Reset interrupt pending bit:		r
10	ONOFF_PRESS_Reset	1: ONOFF_PRESS_Reset Interrupt occurs;	R	0x0
10	_IRQ_PD	0: no ONOFF_PRESS_Reset Interrupt	к	UXU
		Note:only for CHIP_VER(0xDC)=0X1		
	REM_CON_WK_FLA	REM_CON wakeup flag		
9	G	1: REM_CON wakeup	R	0x0
	0	0: No REM_CON wakeup		
	ALARM_WK_FLAG	Alarm wakeup flag		
8		1:Alarm wakeup	R	0x0
		0: No Alarm wakeup		
		HDSW wakeup flag		
7	HDSW_WK_FLAG	1:HDSW wakeup	R	0x0
		0: No HDSW wakeup		
		reset wakeup flag		
6	RESET_WK_FLAG	1:Reset wakeup	R	0x0
		0: No reset wakeup		
-		IR wakeup flag	D	0.0
5	IR_WK_FLAG	1:IR wakeup	R	0x0
	7	0: No IR wakeup		
		Low power state enter S4 voltage setting		
		00:2.9V 01:3.0V		
	~ ~	10:3.1V		
)		10.5.1V 11:3.3V		
4:3	LB_S4	When the system is in S1, S2, S3 and the	RW	0x1
		relative transition state, if the Battery voltage		
		is lower than settings and there is no VBUS		
		and WALL detected, the system enters S4		
		directly.		
		Low Power state enter S4 enable (including		
2	LB_S4_EN	detection enable)	RW	0x1
		0:Disable		
	•	•		



		1:Enable		
		Internal 32kHz clock enable		
1	ENRTCOSC	0:disable	RW	0x1
		1:enable		
0		Enter S1state enable		
	EN_S1	0:Do not enter S1	RW	0x0
		1:Enter S1		

#### PMU\_SYS\_CTL2 7.4.3

7.4.3	PMU_SYS_CTL2			
PMU_SY Offset = (	YS_CTL2 Register (RTCVDD) 0x02	(default 0x0680)		
Bit(s)	Name	Description	Access	Reset
15	ONOFF_PRESS	ONOFF key is pressed or not 0:ONOFF key is not pressed 1:ONOFF key is pressed	R	0x0
14	ONOFF_SHORT_PRESS	ONOFF short press pending 0:No ONOFF short press happen 1: ONOFF short press happen Write 1 clear to 0	RW	0x0
13	ONOFF_LONG_PRESS	ONOFF long press pending 0:No ONOFF long press happen 1:ONOFF long press happen Write 1 clear to 0	RW	0x0
12	ONOFF_INT_EN	ONOFF interrupt enable 0:disable 1:enable	RW	0x0
11:10	ONOFF_PRESS_TIME	ONOFF key press time settings <b>00:</b> 60ms < t < 0.5s; judged as short press; $t \ge 0.5s$ , judged as long press; <b>01:</b> 60ms < t < 1s, judged as short press; $t \ge 1s$ , judged as long press; <b>10:</b> 60ms < t < 2s, judged as short press; $t \ge 2s$ , judged as long press; <b>11:</b> 60ms < t < 4s, judged as short press; $t \ge 4s$ , judged as long press;	RW	0x01
9	ONOFF_PRESS_Reset_EN	ONOFF long press Reset&preset enable: 0:disable;	RW	0x1



		1:enable		
		Long press ONOFF send Reset time		
		selection		
	ONOFF RESET TIME S	00:6s		
8:7	EL	01:8s	RW	0x01
		10:10s		
		11:12s		
		S2 timer enable		
		0:Disable		
		1:Enable		
6	CO TIMED EN		RW	0x0
6	S2_TIMER_EN	When 2timer is enabled, once the	ĸw	UXU
		system enters S2 state, S2timer starts to		7
		count, when it counts up the system will enter S3 or S4 state.		
		S2timer		
		000:6min		
		001:16min		
		010:31min		
5:3	S2TIMER	011:61min	RW	0x0
5.5		100:91min	κw	0X0
		101:121min		
		110:151min		
		111:181min		
		ONOFF key press happen pending		
		0:No ONOFF key press happen	RW	
2	ONOFF_PRESS_PD	1:ONOFF key press happen		0x0
	C	Write 1 clear to 0		
		ONOFF button pressed for 32ms interrupt enable		
1	ONOFF_PRESS_INT_EN	0:disable	RW	0x0
		1:enable		
		PMU simulation acceleration mode		
		enable		
0	PMU_A_EN	0:diasble	RW	0x0
		1:enable		
	l	1.014010		

## 7.4.4 PMU\_SYS\_CTL3

PMU\_SYS\_CTL3 Register (RTCVDD) (default 0x0080)

Offset = 0x03

Bit(s)	Name	Description	Access	Reset
15 EN_S2	EN_S2	Enter S2 state enable	RW	0x0
		0:do not enter S2		



		1		
		1:enter S2		
		Enter S3 state enable		
14	EN_S3	0:do not enter S3	RW	0x0
		1:enter S3		
		S3 timer enable		
		0:Disable		
		1:Enable		
13	S3_TIMER_EN	If S3 timer is enabled, when the system	RW	0x0
		enters S3 state, S3 timer starts to count,		
		when it counts up, the system will enter	/	
		S4 state.		
		S3timer	• •	
		000:6min		
		001:16min		
		010:31min		
12:10	S3TIMER	011:61min	RW	0x0
		100:91min		
		101:121min		
		110:151min		
		111:181min		
		When S2/S3 receives the wakeup signal,		
		enable delay of entering S1 from S2/S3		
9	S2S3TOS1TIMER_EN	0:disable, no delay from S2/S3 to S1	RW	0
	_	1:enable, delay for a while from S2/S3 to		
		SI		
		When S2/S3 receives the wakeup signal,		
		delay time setting of switching from		
		S2/S3 to S1		
8:7	S2S3TOS1TIMER	00: 3ms	RW	1
		01: 6ms		
		10: 12ms		
		11: 24ms		
6:4	.0	Reserved	-	-
		VBUS pull out wakeup enable in S2		
	7	mode		
Y		0:disable		
		1:enable		
3	USBS2OUT_WK_EN	When this bit is enabled, if VBUS if	RW	0
5		pulled out, working mode will be	1.11	
		switched from S2 to S1. The wakup		
		voltage of pull out operation is		
		PMU_SYS_CTL0[4:3]		
		WALL pull out wakeup enable in S2		
2	WALLS2OUT_WK_EN	mode	RW	0
		mout		



Rit(s)	Namo	Description	Accoss	Posot	
Offset = 0	)x04				
PMU_SY	S_CTL4 Register (RTCVDI	D) (default 0x0080)			
7.4.5	PMU_SYS_CTL4	$\lambda^{O}$			
		0:No WALL pull out wakeup in S2	X		
0	WALL_S2WK_FLAG	1:WALL pull out wakeup in S2	R	0	
		WALL pull out wakeup flag in S2 mode			
		0:No VBUS pull out wakeup in S2			
1	USB S2WK FLAG	1:VBUS pull out wakeup in S2	R	0	
		VBUS pull out wakeup flag in S2 mode			
		PMU_SYS_CTL0[2:1]			
		voltage of pull out operation is			
		switched from S2 to S1. The wakup			
		pulled out, working mode will be			
		When this bit is enabled, if WALL if			
		1:enable			
		0:disable			

#### 7.4.5 PMU\_SYS\_CTL4

Bit(s)	Name	Description	Access	Reset
15:0	-	Reserved	-	-

#### PMU\_SYS\_CTL5 7.4.6

## PMU\_SYS\_CTL5 Register (RTCVDD) (default 0x0180)

Offset = 0x05

Bit(s)	Name	Description	Access	Reset
		Overvoltage turnoff enable bit		
1.5	OVSD_EN	0: 7V hardware turn off enable	RW	0
15		1: 7V hardware turn off disable		0
		<i>Note: Only for CHIP_VER(0xDC)=0x1)</i>		
14:11		Reserved	-	-
V		ONOFF long press for 8sec restart selection		
10	ONOEE 99 CEL	0: reset after long press, then restart	DW	0
10	ONOFF_8S_SEL	1: reset after long press, then shut down and	RW	0
		enter S4		
	REMCON_DECT_EN	REMCON wakeup detection enable	RW	0
9		0: Disable		
		1: Enable		
		VBUS wakeup detect enable		
8	VBUSWKDTEN	0: Disable	RW	1
		1: Enable		
7	WALLWKDTEN	WALL wakeup detect enable	RW	1



		0: Disable		
		1: Enable		
		IBIAS		
		00:lower		
6:5	IBIAS	01:low	RW	0x0
		10:high		
		11:higher		
4:0	-	Reserved	-	-

#### 7.4.7 PMU\_BAT\_CTL0

<b>7.4.7 PMU_BAT_CTL0</b> PMU_BAT_CTL0 Register (RTCVDD) (default 0x5680) Offset = 0x0A		ta		
Bit(s)	Name	Description	Access	Reset
15:14	BAT_UV_VOL	BAT Undervoltage interrupt voltage setting 00:3.1V 01:3.3V 10:3.4V 11:3.5V	RW	01
13:12	BAT_OV_VOL	BAT overvoltage interrupt voltage setting 00:4.3V 01:4.4V 10:4.5V 11:4.8V	RW	01
11:8	BAT_OC_SET	BAT overcurrent interrupt current setting 0000:200mA 0001:250mA 0010:300mA 0011:350mA 0100:400mA 0101:450mA 0110:500mA 0111:550mA 1000:600mA 1001:650mA 1001:650mA 1010:700mA 1011:750mA 1100:800mA 1101:850mA 1110:900mA 1111:950mA The current detected is flowing from BAT to SYSPWR through the diode, overcurrent signal	RW	0110



### ATC2603C DATASHEET

x d

		debounce time is 1ms.		
		BAT overcurrent shutoff current setting		
		00:600mA		
7:6 BAT_OC_SHUTO	01:800mA	RW	10	
/.0	FF_SET	10:1000mA	ĸw	10
		11:1200mA		
		Overcurrent signal debounce is 1ms		
5:0	-	Reserved	-	-

## 7.4.8 PMU\_BAT\_CTL1

PMU\_BAT\_CTL1 Register (RTCVDD) (default 0xFC00) Offset = 0x0B

OHSet = 0				
Bit(s)	Name	Description	Access	Reset
		BAT overcurrent detection enable	r	
15	BAT_OC_EN	0:disable	RW	1
		1:enable		
		BAT overvoltage detection enable		
14	BAT_OV_EN	0:disable	RW	1
		1:enable		
		BAT undervoltage detection enable		
13	BAT_UV_EN	0:disable	RW	1
		1:enable		
		BAT overcurrent interrupt enable		
12	BAT_OC_INT_EN	0:disable	RW	1
		1:enable		
		BAT overvoltage interrupt enable		
11	BAT_OV_INT_EN	0:disable	RW	1
		1:enable		
		BAT undervoltage interrupt enable		
10	BAT_UV_INT_EN	0:disable	RW	1
		1:enable		
		BAT overcurrent cutoff enable		
9	BAT_OC_SHUTOFF_EN	0:disable	RW	0
		1:enable		
8:0	-	Reserved	-	-

## 7.4.9 PMU\_VBUS\_CTL0

PMU\_VBUS\_CTL0 Register (RTCVDD) (default 0xA680)

Offset = 0x0C

Bit(s) Name Description Access Reset
--------------------------------------



·	[]			f
		VBUS undervoltage interrupt voltage		
		setting		
15:14	VBUS_UV_VOL	00:3.8V	RW	10
13.14	VB05_0V_V0E	01:4.0V	IC VV	10
		10:4.3V		
		11:4.5V		
		VBUS overvoltage interrupt voltage		
		setting		
		<i>For CHIP_VER(0xDC)=0x0:</i>		
		00:5.3V		
		01:5.5V		
10.10		10:5.6V		
13:12	VBUS_OV_VOL	11:5.8V	RW	0x2
		For CHIP VER(0xDC)=0x1:	Y	
		00:5.5V		
		01:5.8V		
		10:6.3V		
		11:6.8V		
		VBUS overcurrent interrupt current		
		setting		
		0000:100mA		
		0001:500mA		
		0010:600mA		
		0011:700mA		
		0100:800mA		
11:8	VBUS_OC_SET	0101:900mA	RW	0110
	G	0110:1000mA		
		Others: reserved		
		The current under detection is the current		
	• ( ) ′	flowing from VBUS to SYSPWR		
		through the diode, the overcurrent signal		
		debounce time is 1ms		
		VBUS overcurrent shutoff current		
		setting		
		00:600mA		
		01:800mA		
7:6	VBUS_OC_SHUTOFF_SET	10:1000mA	RW	10
		11:1200mA		
		The overcurrent signal debounce time is		
		1ms		
5:0	_	Reserved	_	_
5.0				



## 7.4.10 PMU\_VBUS\_CTL1

PMU\_VBUS\_CTL1 Register (RTCVDD) (default 0xFC00) Offset = 0x0D

Bit(s)	Name	Description	Access	Reset
		VBUS overcurrent detection enable		
15	VBUS_OC_EN	0:disable	RW	1
		1:enable		
		VBUS overvoltage detection enable		
14	VBUS_OV_EN	0:disable	RW	1
		1:enable		
		VBUS undervoltage detection enable		
13	VBUS_UV_EN	0:disable	RW	1
		1:enable		
		VBUS overcurrent interrupt enable	<b>X</b>	
12	VBUS_OC_INT_EN	0:disable	RW	0
		1:enable		
		VBUS overvoltage interrupt enable		
11	VBUS_OV_INT_EN	0:disable	RW	0
		1:enable		
		VBUS undervoltage interrupt enable		
10	VBUS_UV_INT_EN	0:disable	RW	0
		1:enable		
	VBUS OC SHUTOF	VBUS overcurrent shutoff enable		
9	F EN	0:disable	RW	0
	r_En	1:enable		
		VBUS plug in/pull out interrupt enable		
	VBUS DETECT INT	0:disable		
8		1:enable	RW	0
	_EN	The relative interrupt voltage is decided by		
		PMU_SYS_PENDING[6:5]		
7:0	- ()	Reserved	-	-

## 7.4.11 PMU\_WALL\_CTL0

PMU\_WALL\_CTL0 Register (RTCVDD) (default 0xE680)

Offset = 0x0E

Bit(s)	Name	Description	Access	Reset
15:14	WALL_UV_VOL	WALL undervoltage interrupt voltage setting 00:3.8V 01:4.0V	RW	0x3
		10:4.3V		



		11:4.5V		
		WALL overvoltage interrupt voltage setting		
		For CHIP_VER(0xDC)=0x0:00:5.3V		
		01:5.5V		
		10:5.6V		
13:12	WALL_OV_VOL	11:5.8V	RW	0x2
13.12	WALL_OV_VOL	For CHIP_VER(0xDC)=0x1:	IX VV	072
		00:5.5V		
		01:5.8V		
		10:6.3V		
		11:6.8V		
		WALL overcurrent interrupt current setting	• 67	
		0000:200mA		
		0001:250mA		
		0010:300mA		
		0011:350mA	ſ	
		0100:400mA		
		0101:450mA		
		0110:500mA		
		0111:550mA		
11.0	WALL OG OFT	1000:600mA	DW	0.6
11:8	WALL_OC_SET	1001:650mA	RW	0x6
		1010:700mA		
		1011:750mA		
		1100:800mA		
		1101:850mA		
		1110:900mA		
		1111:950mA		
		The current under detection is flowing from WALL		
		to SYSPWR, through the diode, the overcurrent		
	K	signal debounce time is 1ms		
		WALL overcurrent shutoff current setting		
	$\bigcirc$	00:600mA		
	WALL OC SHU	01:800mA	DUV	
7:6	TOFF_SET	10:1000mA	RW	0x2
	/ -	11:1200mA		
		Overcurrent signal debounce time is 1ms		
5:0	-	Reserved	-	-

## 7.4.12 PMU\_WALL\_CTL1

PMU\_WALL\_CTL1 Register (RTCVDD) (default 0xFC00) Offset = 0x0F



Bit(s)	Name	Description	Access	Reset
		WALL overcurrent detection enable		
15	WALL_OC_EN	0:disable	RW	1
		1:enable		
		WALL overvoltage detection enable		
14	WALL_OV_EN	0:disable	RW	1
		1:enable		
		WALL undervoltage detection enable		
13	WALL_UV_EN	0:disable	RW	1
		1:enable		
		WALL overcurrent interrupt enable		
12	WALL_OC_INT_EN	0:disable	RW	1
		1:enable		
		WALL overvoltage interrupt enable		
11	WALL_OV_INT_EN	0:disable	RW	1
		1:enable		
		WALL undervoltage interrupt enable		
10	WALL_UV_INT_EN	0:disable	RW	1
		1:enable		
		WALL overcurrent shutoff enable		
9	WALL_OC_SHUTOFF_EN	0:disable	RW	0
		1:enable		
		WALL plug in/pull out interrupt enable		
		0:disable		
8	WALL_DETECT_INT_EN	1:enable	RW	0
	Ċ	The interrupt voltage is decided by		
		PMU_SYS_PENDING[4:3]		
7:0	-	Reserved	-	-

# 7.4.13 PMU\_SYS\_PENDING

PMU\_SYS\_PENDING Register (RTCVDD) (default 0x0000) Offset = 0x10

Bit(s)	Name	Description	Access	Reset
		BAT overvoltage flag		
15	BAT_OV_STATUS	0:BAT is not overvoltage	R	0x0
		1:BAT is overvoltage		
		BAT undervoltage state flag		
14	BAT_UV_STATUS	0:BAT is not undervoltage	R	0x0
		1:BAT is undervoltage		
		BAT overcurrent state flag		
13	BAT_OC_STATUS	0:BAT is not overcurrent	R	0x0
		1:BAT is overcurrent		



		VBUS overvoltage state flag		
12	VBUS_OV_STATUS	0:BAT is not overvoltage	R	0x0
		1:BAT is overvoltage		
		VBUS undervoltage state flag		
11	VBUS_UV_STATUS	0:BAT is not undervoltage	R	0x0
		1:BAT is undervoltage		
		VBUS overcurrent state flag		
10	VBUS_OC_STATUS	0:BAT is not overcurrent	R	0x0
		1:BAT is overcurrent		
		WALL overvoltage state flag		
9	WALL_OV_STATUS	0:BAT is not overvoltage	R	0x0
		1:BAT is overvoltage	• 67	
		WALL undervoltage state flag		
8	WALL_UV_STATUS	0:BAT is not undervoltage	R	0x0
		1:BAT is undervoltage		
		WALL overcurrent state flag	1	
7	WALL_OC_STATUS	0:BAT is not overcurrent	R	0x0
		1:BAT is overcurrent		
		VBUS plug in (VBUS ADC voltage higher		
6		than 3.2V) pending	D	0.0
6	VBUS_IN_PD	0:VBUS is not plugged in	R	0x0
		1: VBUS is plugged in		
		VBUS pull out (VBUS ADC voltage lower		
~		than 3.0V) pending	D	0.0
5	VBUS_OUT_PD	0:VBUS is not pulled out	R	0x0
		1: VBUS is pulled out		
		WALL is plugged in (WALL ADC voltage		
		higher than 3.2V) pending	D	0.0
4	WALL_IN_PD	0:WALL is not plugged in	R	0x0
		1: WALL is plugged in		
	K Y	WALL pull out (WALL ADC voltage lower		
		than 3.0V) pending		
3	WALL_OUT_PD	0:WALL is not pulled out	R	0x0
		1: VBUS is pulled out		
2:1	, <del>-</del>	Reserved	-	-
		Status flag clear bit		
		Writing 1 to this bit will clear	RW	
0	STATUS_CLEAR1	PMU SYS PENDING[15:3], then this bit		0x0
		will turn to 0 automatically		
		J	I	I I

## 7.4.14 PMU\_DC1\_CTL0

PMU\_DC1\_CTL0 Register (RTCVDD) (default 0x8628)



Bit(s)	Name	Description	Access	Reset
		DC-DC OSC frequency setting		
		000~011: slower		
15:13	FSL	100:1.60MHz	RW	0x4
	DC-DC OSC frequency setting       000~011: slower         100:1.60MHz       100:1.60MHz         101~111: higher       -         -       Reserved         -       Reserved         -       DC-DC1(VDD) Voltage setting         00000:0.700V       00001:0.725V          01100:1.00V          01100:1.00V          01100:1.40V         Others:reserved       DC-DC1_VOLTAGE         DC1_VOL       DC1 modulation mode         DC1_MOD       0: PFM mode         DC1_MODEN1L       DC-DC1 automatic mode switching enable         0:Disable       1:Enable         When this bit is 0, DC-DC1 mode is decided by bit[6]         DC-DC1 mode switch from PWM to PFM, peak conductance current threshold setting			
12	-	Reserved	-	-
		DC-DC1(VDD) Voltage setting		
		00000:0.700V		
		00001:0.725V		
		•		
		01100:1.00V		
11:7	DC1_VOL		RW	0xc
		11100:1.40V		
		Others:reserved		
		DC-DC1 VOLTAGE = $0.7V+$		
		_		
6	DC1 MOD	0: PFM mode	RW	0
	_	1: PWM mode		
		DC-DC1 automatic mode switching enable		
5	DC1 MODEN1L	1:Enable	RW	1
	—	When this bit is 0, DC-DC1 mode is decided by		
		DC-DC1 mode switch from PWM to PFM, peak		
		conductance current threshold setting		
4	DC1_AT_CURL		RW	0
		0:smaller		
	X	1:bigger		
		DC-DC1 conductance current detection circuit		
		enable	DUI	
3	DCI_EN_CSL	0:Disable	RW	1
		1:Enable		
	7	DC-DC2 conductor current detecting circuit setting		
		00:small		
2:1	DC1_CS_RL	01:1.30A	RW	0
		10:medium		
		11:High		
		DC-DC1 PFM mode current limit selection		
0	DC1_PFMOCP_THL	0:smaller	RW	0
		1:bigger		



## 7.4.15 PMU\_DC2\_CTL0

PMU_DC2_CTL0 Register (RTCVDD)	(default 0x088A)
Offset = 0x14	

Bit(s)	Name	Description		Access	Reset
		DC-DC2 enable			
15	DC2_EN	0: disable		Access         RW         -         RW         RW         RW         RW         RW	0
		1: enable			
14:13	-	Reserved		-	-
		DCDC2 (VDDR) Voltage setting			
		CHIP_VER(0xDC) CHIP_VI	ER(0xDC)	. 0	
		=0x1: $=0x0:$			
		00000:1.00V 00000:1.3	30V		
		00001:1.05V 00001:1.3	35V		
		00010:1.10V 00010:1.4	40V	<i>y</i>	
		00011:1.15V 00011:1.4	45V		
		00100:1.20V 00100:1.5	50V		
		00101:1.25V 00101:1.5	55V		
		00110:1.30V 00110:1.6	50V		
	DC2_VOL	00111:1.35V 00111:1.0	65V		
12:8		01000:1.40V 01000:1.7	70V	RW	0x8
		01001:1.45V 01001:1.7			
		01010:1.50V 01010:1.8	30V		
		01011:1.55V 01011:1.8	35V		
		01100:1.60V 01100:1.9			
		01101:1.65V 01101:1.9	95V		
		01110:1.70V 01110:2.0	)5V		
		01111:1.75V 01111:2.1	15V		
		10000:1.80V 10000:res	seved		
		10001:1.85V 10001:res	seved		
		Others:1.85v Others:re	seved		
		DC2 phase margin improve enable:			
		0: disable		DUZ	1
7	DC2_LOOP_EN	1: enable		RW	1
		Note: only for CHIP_VER(0xC)=0x1			
		DC-DC2 modulation mode			
6	DC2_MOD	0: PFM mode		RW	0
		1: PWM mode			
		DC-DC2 auto mode switching circuit	enable		
	DC2 MODENI	0:Disable			
5	DC2_MODEN1	1:Enable		RW	0
	L	When this bit is 0, DC-DC2 mode is	determined by		
		bit[6]			



4	DC2_AT_CURL	DC-DC2 PWM mode switch to PFM mode conductor peak current threshold setting 0 :Smaller 1 :bigger	RW	0
3	DC2_EN_CSL	DC-DC2 conductor current detecting circuit enable 0:Disable 1:Enable	RW	1
2:1	DC2_CS_RL	DC-DC2 conductor current detecting circuit setting 00:small 01:1.25A 10:medium 11:High	RW	I
0	DC2_PFMOCP_ THL	DC-DC2 PFM mode current limiting value selection 0 :Smaller 1 :Bigger	RW	0
7.4.16		CTL0		

## 7.4.16 PMU\_DC3\_CTL0

PMU\_DC3\_CTL0 Register (RTCVDD) (default 0x8B8A) Offset = 0x17

Bit(s)	Name	Description	Access	Reset
15:11	-	Reserved	-	-
		DC-DC3 output pull-down resister		
10	DC3_PD	1: enable pull-down resister	DW	0
12		0: disable pull-down resister	RW	0
		Note: only for CHIP_VER(0xC)=0x1		
		DC-DC3(VCC) Voltage setting		
		000:2.6V		
		001:2.7V		
		010:2.8V		
11:9	DC3_VOL	011:2.9V	RW	0x5
		100:3.0V		
X	e	101:3.1V		
		110:3.2V		
		111:3.3V		
		Working circuit selection		
8	EN_SETVCCL	0: according to bit[7]	RW	1
		1: LDO mode		
		DC3VOUT working circuit selection		
7	SETVCCL	0:LDO mode	RW	1
		1:DC-DC mode		
6	DC3_MOD	DC-DC3 modulation mode	RW	0



### ATC2603C DATASHEET

		0: PFM mode		
		1: PWM mode		
		DC-DC3 auto mode switch circuit enable		
		0:Disable		
5	DC3_MODEN1L	1:Enable	RW	0
		When this bit is 0, DC-DC3 mode is decided		
		by bit[6]		
		DC-DC3 mode switch to PFM mode		
4	DC3_AT_CURL	conductor peak current threshold setting	RW	0
	DCJ_AI_CORL	0 :Smaller		, v
		1 :Bigger		
		DC-DC3 conductor current detection circuit		
3	DC3_EN_CSL	enable	RW	1
5	DCJ_EN_CSL	0:Disable		1
		1:Enable		
		DC-DC3 conductor current detecting circuit		
		setting		
2:1	DC3_CS_RL	00:small	RW	1
2.1	Des_es_RE	01:1.33A	IX VV	1
		10:medium		
		11:High		
		DC3PFM mode current limit value selection		
0	DC3_PFMOCP_THL	0 :Smaller	RW	0
		1 :Bigger		

# 7.4.17 PMU\_LDO1\_CTL

PMU\_LDO1\_CTL Register (RTCVDD) (default 0xA000)

Offset = 0x1E

Bit(s)	Name	Description	Access	Reset
R	0	LDO1(AVCC1) Voltage setting		
		000:2.6V		
		001:2.7V		
	·	010:2.8V		
15:13	LDO1_VOL	011:2.9V	RW	0x5
		100:3.0V		
		101:3.1V		
		110:3.2V		
		111:3.3V		
12		Soft startup select		
	LDO1_SOFT_STARTUP	0: fast power on	RW	0
		1: slow power on		
11	LDO1_BIAS	Bias select	RW	0



		0: small bias current 1: big bias current		
10:0	-	Reserved	-	-

## 7.4.18 PMU\_LDO2\_CTL

PMU\_LDO2\_CTL Register (RTCVDD) (default 0xA000)

Offset = 0x1F

Bit(s)	Name	Description	Access	Reset
15:13	LDO2_VOL	LDO2(AVCC2) Voltage setting		
		000:2.6V		
		001:2.7V		
		010:2.8V		
		011:2.9V	RŴ	0x5
		100:3.0V	×	
		101:3.1V		
		110:3.2V		
		111:3.3V		
12		Soft startup select		
	LDO2_SOFT_STARTUP	0: fast power on	RW	0
		1: slow power on		
11	LDO2_BIAS	Bias select		
		0: small bias current	RW	0
		1: big bias current		
10:0	-	Reserved	-	-

# 7.4.19 PMU\_LDO3\_CTL

PMU\_LDO3\_CTL Register (RTCVDD) (default 0x6000) Offset = 0x20

Bit(s)	Name	Description	Access	Reset
15:13	LDO3_VOL	LDO3(VDD_18) Voltage setting	RW	0x3
		000:1.5V		
		001:1.6V		
		010:1.7V		
		011:1.8V		
		100:1.9V		
		101:2.0V		
		Others:Reserved		
12	LDO3_SOFT_STARTUP	Soft startup select	RW	0
		0: fast power on		
		1: slow power on		



11	LDO3_BIAS	Bias select 0: small bias current 1: big bias current	RW	0
10:0	-	Reserved	-	-

### 7.4.20 PMU\_LDO5\_CTL

PMU\_LDO5\_CTL Register (RTCVDD) (default 0x4000)

Offset = 0x22

Bit(s)	Name	Description	Access	Reset
		LDO5 Voltage setting		
		000:2.6V		
		001:2.7V		
		010:2.8V		
15:13	LDO5_VOL	011:2.9V	RW	0x2
		100:3.0V		
		101:3.1V		
		110:3.2V		
		111:3.3V		
		Soft startup select		
12	LDO5_SOFT_STARTUP	0: fast power on	RW	0
		1: slow power on		
		Bias select		
11	LDO5_BIAS	0: small bias current	RW	0
	Ċ	1: big bias current		
10:1	-	Reserved	-	-
		LDO5 enable bit		
0	LDO5_EN	0:disable	RW	0
		1:enable		

# 7.4.21 PMU\_LDO6\_CTL

PMU\_LDO6\_CTL Register (RTCVDD) (default 0xA000) Offset = 0x23

Bit(s)	Name	Description	Access	Reset
15:11	LDO6_VOL	LDO6(AVDD1.2) Voltage setting 00000:0.700V 00001:0.725V  01100:1.00V  10100:1.2V	RW	0x14



#### ATC2603C DATASHEET

Bit(s)	Name	Description	Access	Reset
Offset = 0	0x24	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~		
PMU_LE	OO7_CTL Register (RTCVD)	D) (default 0x6000)	· ·	
7.4.22	PMU_LDO7_CTL			
			X	
8:0	-	Reserved	•	-
0.0		1: big bias current		
9	LDO6_BIAS	0: small bias current	RW	0
0		Bias select	DUI	
		1: slow power on		
10	LDO6_SOFT_STARTUP	0: fast power on	RW	0
		Soft startup select		
		* 25mV		
		LDO6_VOLTAGE = 0.7V+ LDO6_VOL		
		Others:1.40V		
		11100:1.40V		

### 7.4.22 PMU\_LDO7\_CTL

#### PMU\_LDO7\_CTL Register (RTCVDD) (default 0x6000) Offset = 0x24

Bit(s)	Name	Description	Access	Reset
15:13	LDO7_VOL	LDO7(Analog1.8) Voltage setting 000:1.5V 001:1.6V 010:1.7V 011:1.8V 100:1.9V 101:2.0V Others:2.0V	RW	0x3
12	LDO7_SOFT_STARTUP	Soft startup select 0: fast power on 1: slow power on	RW	0
11	LDO7_bias	Bias select 0: small bias current 1: big bias current	RW	0
10:1	-	Reserved	-	-
0	LDO7_EN	LDO7 enable bit 0:disable 1:enable	RW	0

### 7.4.23 PMU\_LDO11\_CTL

PMU\_LDO12\_CTL Register (RTCVDD) (default 0xB000)

Offset = 0x28

Bit(s)	Name	Description	Access	Reset
15:13	LDO11_VOL	LDO11(SVCC) Voltage setting	RW	0x5



$\mathbf{D}$	Name	Description	Acces	s Reset		
7.4.24 PMU_SWITCH_CTL PMU_SWITCH_CTL Register (RTCVDD) (default 0x0000) Offset = 0x29						
11:0	-	Reserved	-	-		
		1:Enable	• 9			
12	SVCC_LOW_EN	0:Disable	RW	1		
		(Analog use only)				
		SVCC low voltage protection enable				
		111:3.3V				
		110:3.2V				
		101:3.1V				
		100:3.0V				
		011:2.9V				
		010:2.8V				
		001:2.7V				
		000:2.6V				

## 7.4.24 PMU\_SWITCH\_CTL

Bit(s)	Name	Description	Access	Reset
		SWITCH1_EN		
15	SWITCH1_EN	0:enable	RW	0
		1:disable		
14:6	-	Reserved	-	-
		SWITCH1 mode selection		
5	SWITCH1_MODE	0:LDO	RW	0
		1:SWITCH		
		Voltage setting when SWITCH1 used as		
	SWITCH1_LDO_VOL	LDO		
4:3		00:3.0V	RW	0
4.3		01:3.1V	ĸw	
		10:3.2V		
		11:3.3V		
2		Reserved	-	-
		SWITCH1 discharging enable control		
	7	0:Disable		
1	SWITCH1_DISCHARGE_EN	1:Enable	RW	0
1	SWITCHI_DISCHARGE_EN	Bit[1] and bit[2] cannot be 1 at the same	K VV	0
		time; bit[1] and bit[15] cannot be 1 at the		
		same time		
		BIAS current select:		
0	SWITCH1_LDO_BIAS	0: small bias current	RW	0
		1: big bias current		



#### 7.4.25 **PMU\_OV\_CTL0**

PMU\_OV\_CTL0 Register (RTCVDD) (default 0x5555) Offset = 0x2A

Bit(s)	Name	Description	Access	Reset
15	-	Reserved	-	-
		DC-DC1 output overvoltage setting		
		0:+10% DC1OUT		
		1:+20% DC1OUT		
14	DC-DC1_OV_SET	If DC1OUT is detected higher than settings	RW	1
		for 1ms, and the relative enable bit is 1,		
		DC-DC1 overvoltage interrupt will be sent		
		out		
13	-	Reserved		-
		DC-DC2 output overvoltage setting		
		0:+10% DC2OUT		
		1:+20% DC2OUT		
12	DC-DC2_OV_SET	If DC2OUT is detected higher than settings	RW	1
		for 1ms, and the relative enable bit is 1,		
		DC-DC2 overvoltage interrupt will be sent		
		out		
11	-	Reserved	-	-
		DC-DC3 output overvoltage setting		
		0:+10% DC3OUT		
		1:+20% DC3OUT		
10	DC-DC3_OV_SET	If DC3OUT is detected higher than settings	RW	1
		for 1ms, and the relative enable bit is 1,		
		DC-DC3 overvoltage interrupt will be sent		
	• • • •	out		
9:8	-	Reserved	-	-
		LDO1 output overvoltage setting		
		00:+7% LDO1OUT		
		01:+11% LDO1OUT		
		10:+15% LDO1OUT		
7:6	LDO1_OV_SET	11:+20% LDO1OUT	RW	1
		If LDO1OUT is detected higher than		
		settings for 1ms, and the relative enable bit		
		is 1, LDO1 overvoltage interrupt will be sent		
		out		
		LDO2 output overvoltage setting		
		00:+5% LDO2OUT		
5:4	LDO2_OV_SET	01:+10% LDO2OUT	RW	1
		10:+15% LDO2OUT		
		11:+20% LDO2OUT		



		If LDO2OUT is detected higher than settings for 1ms, and the relative enable bit is 1, LDO2 overvoltage interrupt will be sent out		
3:2	LDO3_OV_SET	LDO3 output overvoltage setting 00:5% LDO3OUT 01:10% LDO3OUT 10:15% LDO3OUT 11:20% LDO3OUT If LDO3OUT is detected higher than settings for 1ms, and the relative enable bit is 1, LDO3 overvoltage interrupt will be sent out	RW	1
1:0	-	Reserved		-

## 7.4.26 PMU\_OV\_CTL1

PMU_OV_CTL1 Register (RTCVDD)	(default 0x5550)
-------------------------------	------------------

1:0	-	Res	served		-	
7.4.26       PMU_OV_CTL1         PMU_OV_CTL1 Register (RTCVDD) (default 0x5550)         Offset = 0x2B         Bit(s)       Name       Description       Access       Reset						
Bit(s)	Name	ame Description			Reset	
15:14	LDO5_OV_SET	00:5% LDO 01:10% LD 10:15% LD 11:20% LD If LDO500 for 1ms, an	DO5OUT DO5OUT	RW	1	
13:12	LDO6_OV_SET	00:5% LDC 01:10% LE 10:15% LE 11:20% LE If LDO60U for 1ms, an	DO6OUT DO6OUT	RW	1	
11:10	LDO7_OV_SET	00:5% LD0 01:10% LD 10:15% LD 11:20% LD If LD0700	0070UT 0070UT	RW	1	



		overvoltage interrupt will be sent.		
9:0	-	Reserved	-	-

## 7.4.27 PMU\_OV\_STATUS

PMU\_OV\_STATUS Register (RTCVDD) (default 0x0000)

Offset = 0x2C

Bit(s)	Name	Description	Access	Reset
	DC-DC1 OV STATU	DC-DC1 output overvoltage flag		
15	S	0: DC-DC1 is not overvoltage at present	R	0
		1: DC-DC1 is overvoltage at present		
	DC DC2 OV STATU	DC-DC2 output overvoltage flag	X	
14	DC-DC2_OV_STATU S	0: DC-DC2 is not overvoltage at present	R	0
	3	1: DC-DC2 is overvoltage at present		
	DC-DC3_OV_STATU	DC-DC3 output overvoltage flag	<b>X</b>	
13	S	0: DC-DC3 is not overvoltage at present	R	0
	5	1: DC-DC3 is overvoltage at present		
12	-	Reserved	-	-
		LDO1 output overvoltage flag		
11	LDO1_OV_STATUS	0: LDO1 not overvoltage at present	R	0
		1: LDO1 is overvoltage at present		
		LDO2 output overvoltage flag		
10	LDO2_OV_STATUS	0: LDO2 not overvoltage at present	R	0
		1: LDO2 is overvoltage at present		
		LDO3 output overvoltage flag		
9	LDO3_OV_STATUS	0: LDO3 not overvoltage at present	R	0
		1: LDO3 is overvoltage at present		
8	-	Reserved	-	-
		LDO5 output overvoltage flag		
7	LDO5_OV_STATUS	0: LDO5 not overvoltage at present	R	0
		1: LDO5 is overvoltage at present		
		LDO6 output overvoltage flag		
6	LDO6_OV_STATUS	0: LDO6 not overvoltage at present	R	0
		1: LDO6 is overvoltage at present		
		LDO7 output overvoltage flag		
5	LDO7_OV_STATUS	0: LDO7 not overvoltage at present	R	0
		1: LDO7 is overvoltage at present		
4:1	-	Reserved	-	-
		Flag clear bit:		
0	STATUS CLEAD?	When writing 1 to this bit will clear	RW	0
0	STATUS_CLEAR2	bit[15:4], then this bit turn to 0	K.W	0
		automatically		



#### 7.4.28 **PMU\_OV\_EN**

PMU\_OV\_EN Register (RTCVDD) (default 0xFFFC) Offset = 0x2D

Bit(s	s)	Name	Description	Access	Reset
			DC-DC1 output overvoltage detection enable		
15		DC-DC1_OV_EN	0:Disable	RW	1
			1:Enable		
			DC-DC2 output overvoltage detection enable		
14		DC-DC2_OV_EN	0:Disable	RW	1
			1:Enable		
			DC-DC3 output overvoltage detection enable		
13		DC-DC3_OV_EN	0:Disable	RW	1
			1:Enable		
12		-	Reserved	- 7	-
			LDO1 output overvoltage detection enable		
11		LDO1_OV_EN	0:Disable	RW	1
			1:Enable		
			LDO2 output overvoltage detection enable		
10		LDO2_OV_EN	0:Disable	RW	1
			1:Enable		
			LDO3 output overvoltage detection enable		
9		LDO3_OV_EN	0:Disable	RW	1
			1:Enable		
8		-	Reserved	-	-
			LDO5 output overvoltage detection enable		
7		LDO5_OV_EN	0:Disable	RW	1
			1:Enable		
			LDO6 output overvoltage detection enable		
6		LDO6_OV_EN	0:Disable	RW	1
			1:Enable		
			LDO7 output overvoltage detection enable		
5		LDO7_OV_EN	0:Disable	RW	1
	X	7	1:Enable		
4:0	Y	-	Reserved	-	-

#### 7.4.29 PMU\_OV\_INT\_EN

PMU\_OV\_INT\_EN Register (RTCVDD) (default 0xFFFC)

Offset = 0x2E

Bit(s)	Name	Description				Access	Reset
15	DC-DC1_OV_INT_E	DC-DC1 o	output	overvoltage	interrupt	RW	1



#### ATC2603C DATASHEET

14     0:Disable     1:Enable       14     DC-DC2_OV_INT_E     enable       N     0:Disable     RW	
DC-DC2_ov_INT_E enable BW	
DC-DC2_OV_INT_E enable RW	
RW RW	
14 N. OrDisable KW	1
N 0:Disable	1
1:Enable	
DC-DC3 output overvoltage interrupt	
DC-DC3_OV_INT_E enable	1
13     De Des evente     endore       N     0:Disable     RW	1
1:Enable	
12 - Reserved -	
LDO1 output overvoltage interrupt enable	
11 LDO1_OV_INT_EN 0:Disable RW	1
1:Enable	
LDO2 output overvoltage interrupt enable	
10 LDO2_OV_INT_EN 0:Disable RW	1
1:Enable	
LDO3 output overvoltage interrupt enable	
9 LDO3_OV_INT_EN 0:Disable RW	1
1:Enable	
8 - Reserved -	-
LDO5 output overvoltage interrupt enable	
7 LDO5_OV_INT_EN 0:Disable RW	1
1:Enable	
LDO6 output overvoltage interrupt enable	
6 LDO6_O_INT V_EN 0:Disable RW	1
J:Enable	
LDO7 output overvoltage interrupt enable	
5 LDO7_OV_INT_EN 0:Disable RW	1
1:Enable	
4:0 - Reserved -	-

## 7.4.30 PMU\_OC\_CTL

#### PMU\_OV\_CTL Register (RTCVDD) (default 0x0000)

Offset = 0x2F

Bit(s)	Name	Description	Access	Reset
		LDO1 output overcurrent current setting		
		0:800mA		
15	LDO1_OC_SET	1:900mA	RW	0
		If LDO1 is overcurrent, it will enter standby		
		mode.		



#### ATC2603C DATASHEET

		LDO2 output overcurrent current setting		
		0:400mA		
14	LDO2 OC SET	1:500mA	RW	0
14	LDO2_OC_SET		K W	0
		If LDO2 is overcurrent, it will enter standby		
		mode.		
		LDO3 output overcurrent current setting		
		0:500mA		<u>_</u>
13	LDO3_OC_SET	1:600mA	RW	0
		If LDO3 is overcurrent, it will enter standby		
		mode.		
12	-	Reserved	-	-
		LDO5 output overcurrent current setting		
		0:300mA		
		1:400mA		
		If LDO5OUT output current exceeds the		
		settings, and the relative interrupt is enabled,		
11	LDO5 OC SET	then overcurrent interrupt will be sent and	RW	0
11	LDOJ_OC_SET	LDO5 will be shut down. When the software		0
		responds the interrupt, its interrupt flag bit		
		should be cleared to 0. Disable then enable the		
		LDO, the LDO will be turned on, or disable the		
		overcurrent detection enable bit, then turn on		
		the LDO.		
		LDO6 output overcurrent current setting		
		0:400mA		
10	LDO6_OC_SET	1:500Ma	RW	0
		If LDO6 is overcurrent, it will enter standby		
	A	mode.		
		LDO7 output overcurrent current setting		
		0:400mA		
	X	1:500mA		
		If LDO7OUT output current exceeds the		
		settings, and the relative interrupt is enabled,		
	LDOT OC SET	then overcurrent interrupt will be sent and	DW	0
9	LDO7_OC_SET	LDO7 will be shut down. When the software	RW	0
Y		responds the interrupt, its interrupt flag bit		
		should be cleared to 0. Disable then enable the		
		LDO, the LDO will be turned on, or disable the		
		overcurrent detection enable bit, then turn on		
		the LDO.		
8:0	-	Reserved	-	-
	*	·		



### 7.4.31 PMU\_OC\_STATUS

PMU\_OC\_STATUS Register (RTCVDD) (default 0x0000) Offset = 0x30

Bit(s)	Name	Description	Access	Reset
		LDO1 output overcurrent flag		
	LDO1_OC_STATU	0:LDO1 is not overcurrent at present		
15		1:LDO1 is overcurrent at present	R	0
	S	When LDO is overcurrent, this bit will be 1,		
		and the LDO will be shutdown by HW		
		LDO2 output overcurrent current flag		Y
	LDO2_OC_STATU	0:LDO2 is not overcurrent at present		
14	S	1:LDO2 is overcurrent at present	R	0
	5	When LDO is overcurrent, this bit will be 1,		
		and the LDO will be shutdown by HW		
		LDO3 output overcurrent current flag	Y	
	LDO3_OC_STATU	0:LDO3 is not overcurrent at present		
13	S	1:LDO3 is overcurrent at present	R	0
	3	When LDO is overcurrent, this bit will be 1,		
		and the LDO will be shutdown by HW		
12	-	Reserved	-	-
	LDO5_OC_STATU S	LDO5 output overcurrent current flag		
		0:LDO5 is not overcurrent at present		
11		1:LDO5 is overcurrent at present	R	0
		When LDO is overcurrent, this bit will be 1,		
		and the LDO will be shutdown by HW		
		LDO6 output overcurrent current flag		
	IDOG OC STATU	0:LDO6 is not overcurrent at present		
10	LDO6_OC_STATU S	1:LDO6 is overcurrent at present	R	0
		When LDO is overcurrent, this bit will be 1,		
		and the LDO will be shutdown by HW		
		LDO7 output overcurrent current flag		
	LDO7 OC STATU	0:LDO7 is not overcurrent at present		
9	S	1:LDO7 is overcurrent at present	R	0
		When LDO is overcurrent, this bit will be 1,		
		and the LDO will be shutdown by HW		
8:1	-	Reserved	-	-
		Flag clear bit:		
0	STATUS_CLEAR3	When writing 1 to this bit will clear	RW	0
0	STATUS_CLEARS	bit[15:2], then this bit turn to 0	17.44	U
		automatically		





### 7.4.32 **PMU\_OC\_EN**

PMU\_OC\_EN Register (RTCVDD) (default 0xFFC0) Offset = 0x31

Bit(s)	Name	Description	Access	Reset
		LDO1 output overcurrent detection enable		
15	LDO1_OC_EN	0:Disable	RW	1
		1:Enable		
		LDO2 output overcurrent detection enable		
14	LDO2_OC_EN	0:Disable	RW	1
		1:Enable		Y
		LDO3 output overcurrent detection enable		
13	LDO3_OC_EN	0:Disable	RW	1
		1:Enable		
		LDO4 output overcurrent detection enable		
12	Reserved	0:Disable	RW	1
		1:Enable		
		LDO5 output overcurrent detection enable		
11	LDO5_OC_EN	0:Disable	RW	1
		1:Enable		
		LDO6 output overcurrent detection enable		
10	LDO6_OC_EN	0:Disable	RW	1
		1:Enable		
		LDO7 output overcurrent detection enable		
9	LDO7_OC_EN	0:Disable	RW	1
		1:Enable		
8:0	-	Reserved	-	-

# 7.4.33 PMU\_OC\_INT\_EN

PMU\_OC\_INT\_EN Register (RTCVDD) (default 0x1bc0) Offset = 0x32

Bit(s)	Name	Description	Access	Reset
15:12	-	Reserved	-	-
		LDO5 output overcurrent interrupt enable		
11	LDO5_OC_INT_EN	0:Disable	RW	1
		1:Enable		
10	-	Reserved	-	-
		LDO7 output overcurrent interrupt enable		
9	LDO7_OC_INT_EN	0:Disable	RW	1
		1:Enable		
8:0	-	Reserved	-	-



## 7.4.34 **PMU\_UV\_CTL0**

PMU\_UV\_CTL0 Register (RTCVDD) (default 0x5555) Offset = 0x33

Bit(s)	Name	Description	Access	Reset
15	-	Reserved	-	-
14	DC-DC1_UV_SET	DC-DC1 output undervoltage voltage setting 0:10% DC1OUT 1:20% DC1OUT If DC1OUT voltage is lower than setting for 1ms, and the relative enable bit is 1, then DC-DC1 undervoltage interrupt will be sent.	RW	
13	-	Reserved	-	-
12	DC-DC2_UV_SET	DC-DC2 output undervoltage voltage setting 0:10% DC2OUT 1:20% DC2OUT If DC2OUT voltage is lower than setting for 1ms, and the relative enable bit is 1, then DC-DC2 undervoltage interrupt will be sent.	RW	1
11	-	Reserved	-	-
10	DC-DC3_UV_SET	DC-DC3 output undervoltage voltage setting 0:10% DC3OUT 1:20% DC3OUT If DC3OUT voltage is lower than setting for 1ms, and the relative enable bit is 1, then DC-DC3 undervoltage interrupt will be sent.	RW	1
9:8	-	Reserved	-	-
7:6	LDO1_UV_SET	LDO1 output undervoltage voltage setting 00:5% LDO1OUT 01:10% LDO1OUT 10:15% LDO1OUT 11:20% LDO1OUT If LDO1OUT voltage is lower than setting for 1ms, and the relative enable bit is 1, then LDO1 undervoltage interrupt will be sent.	RW	1
5:4	LDO2_UV_SET	LDO2 output undervoltage voltage setting 00:5% LDO2OUT	RW	1



		01:10% LDO2OUT		
		10:15% LDO2OUT		
		11:20% LDO2OUT		
		If LDO2OUT voltage is lower than setting		
		for 1ms, and the relative enable bit is 1,		
		then LDO2 undervoltage interrupt will be		
		sent.		
		LDO3 output undervoltage voltage setting		
		00:5% LDO3OUT		
		01:10% LDO3OUT		
		10:15% LDO3OUT		
3:2	LDO3_UV_SET	11:20% LDO3OUT	RW	1
		If LDO3OUT voltage is lower than setting		
		for 1ms, and the relative enable bit is 1,		
		then LDO3 undervoltage interrupt will be		
		sent.		
1:0	-	Reserved	-	-
		C ~ C		
7.4.35	PMU_UV_CTI			

## 7.4.35 PMU\_UV\_CTL1

PMU\_UV\_CTL1 Register (RTCVDD) (default 0x5550)

Offset = 0	)x34
------------	------

Bit(s)	Name	Description	Access	Reset
		LDO5 output undervoltage voltage setting		
		00:5% LDO5OUT		
		01:10% LDO5OUT		
15:14	LDO5 UV SET	10:15% LDO5OUT	RW	1
13.14	LDO5_0V_SET	11:20% LDO5OUT	K W	1
		If LDO5OUT voltage is lower than setting for		
		1ms, and the relative enable bit is 1, then		
		LDO5 undervoltage interrupt will be sent.		
		LDO6 output undervoltage voltage setting		
		00:5% LDO6OUT		
K	*	01:10% LDO6OUT	RW	1
13:12	LDO6 UV SET	10:15% LDO6OUT		
15.12	LDO0_UV_SET	11:20% LDO6OUT	КW	1
		If LDO6OUT voltage is lower than setting for		
		1ms, and the relative enable bit is 1, then		
		LDO6 undervoltage interrupt will be sent.		
		LDO7 output undervoltage voltage setting		
11:10	IDO7 IN SET	00:5% LDO7OUT	DW	1
11.10	LDO7_UV_SET	01:10% LDO7OUT	RW	1
		10:15% LDO7OUT		



		11:20% LDO7OUT If LDO7OUT voltage is lower than setting for 1ms, and the relative enable bit is 1, then LDO7 undervoltage interrupt will be sent.		
9:0	-	Reserved	-	-

### 7.4.36 PMU\_UV\_STATUS

#### PMU\_UV\_STATUS Register (RTCVDD) (default 0x0000)

PMU_UV Offset = 0		VDD) (default 0x0000)		
Bit(s)	Name	Description	Access	Reset
15	DC-DC1_UV_STATU S	DC-DC1 output undervoltage flag 0:DC-DC1 is not undervoltage at present 1: DC-DC1 is undervoltage at present	R	0
14	DC-DC2_UV_STATU S	DC-DC2 output undervoltage flag 0:DC-DC2 is not undervoltage at present 1: DC-DC2 is undervoltage at present	R	0
13	DC-DC3_UV_STATU S	DC-DC3 output undervoltage flag 0:DC-DC3 is not undervoltage at present 1: DC-DC3 is undervoltage at present	R	0
12	-	Reserved	-	-
11	LDO1_UV_STATUS	LDO1 output undervoltage flag 0:LDO1 is not undervoltage at present 1:LDO1 is undervoltage at present	R	0
10	LDO2_UV_STATUS	LDO2 output undervoltage flag 0:LDO2 is not undervoltage at present 1:LDO2 is undervoltage at present	R	0
9	LDO3_UV_STATUS	LDO3 output undervoltage flag 0:LDO3 is not undervoltage at present 1:LDO3 is undervoltage at present	R	0
8	Reserved	LDO4 output undervoltage flag 0:LDO4 is not undervoltage at present 1:LDO4 is undervoltage at present	R	0
7	LDO5_UV_STATUS	LDO5 output undervoltage flag 0:LDO5 is not undervoltage at present 1:LDO5 is undervoltage at present	R	0
6	LDO6_UV_STATUS	LDO6 output undervoltage flag 0:LDO6 is not undervoltage at present 1:LDO6 is undervoltage at present	R	0
5	LDO7_UV_STATUS	LDO7 output undervoltage flag 0:LDO7 is not undervoltage at present 1:LDO7 is undervoltage at present	R	0
4:1	-	Reserved	-	-



0	Status_Clear4	Flag clear bit: When writing 1 to this bit will clear bit[15:2], then this bit turn to 0 automatically	RW	0	
---	---------------	---	----	---	--

## 7.4.37 **PMU\_UV\_EN**

PMU\_UV\_EN Register (RTCVDD) (default 0xFFFC)

Offset = 0x36

Bit(s)	Name	Description	Access	Reset
	DC DC1 UV E	DC-DC1 output undervoltage detection enable	• •	
15	DC-DC1_UV_E	0:Disable	RW	1
	N	1:Enable		
		DC-DC2 output undervoltage detection enable		
14	DC-DC2_UV_E N	0:Disable	RW	1
	1	1:Enable		
	DC-DC3_UV_E	DC-DC3 output undervoltage detection enable		
13	N	0:Disable	RW	1
	IN	1:Enable		
12	-	Reserved	-	-
		LDO1 output undervoltage detection enable		
11	LDO1_UV_EN	0:Disable	RW	1
		1:Enable		
		LDO2 output undervoltage detection enable		
10	LDO2_UV_EN	0:Disable	RW	1
		1:Enable		
		LDO3 output undervoltage detection enable		
9	LDO3_UV_EN	0:Disable	RW	1
		1:Enable		
8	-	Reserved	-	-
		LDO5 output undervoltage detection enable		
7	LDO5_UV_EN	0:Disable	RW	1
		1:Enable		
		LDO6 output undervoltage detection enable		
6	LDO6_UV_EN	0:Disable	RW	1
		1:Enable		
		LDO7 output undervoltage detection enable		
5	LDO7_UV_EN	0:Disable	RW	1
		1:Enable		
4:0	-	Reserved	-	-



#### 7.4.38 PMU\_UV\_INT\_EN

PMU\_UV\_INT\_EN Register (RTCVDD) (default 0xFFFC) Offset = 0x37

Bit(s)	Name	Description	Access	Reset
15	DC-DC1_UV_INT _EN	DC-DC1 output undervoltage interrupt enable 0:Disable 1:Enable	RW	1
14	DC-DC2_UV_INT _EN	DC-DC2 output undervoltage interrupt enable 0:Disable 1:Enable	RW	1
13	DC-DC3_UV_INT _EN	DC-DC3 output undervoltage interrupt enable 0:Disable 1:Enable	RW	1
12	-	Reserved	- 7	-
11	LDO1_UV_INT_ EN	LDO1 output undervoltage interrupt enable 0:Disable 1:Enable	RW	1
10	LDO2_UV_INT_ EN	LDO2 output undervoltage interrupt enable 0:Disable 1:Enable	RW	1
9	LDO3_UV_INT_ EN	LDO3 output undervoltage interrupt enable 0:Disable 1:Enable	RW	1
8	-	Reserved	-	-
7	LDO5_UV_INT_ EN	LDO5 output undervoltage interrupt enable 0:Disable 1:Enable	RW	1
6	LDO6_UV_INT_ EN	LDO6 output undervoltage interrupt enable 0:Disable 1:Enable	RW	1
5	LDO7_UV_INT_ EN	LDO7 output undervoltage interrupt enable 0:Disable 1:Enable	RW	1
4:0	-	Reserved	-	-

#### 7.4.39 **PMU\_OT\_CTL**

PMU\_OT\_CTL Register (RTCVDD) (default 0x3B00)

Offset = 0x38

Bit(s)	Name	Description	Access	Reset
15	OT_STATUS	IC overtemperature flag (limit is	RW	0



		bit[14:13])		
		0:not overtemperature at present		
		1:overtemperature at present		
		Write 1 clear to 0		
		IC overtemperature interrupt temperature		
		setting		
14.10	OT OFT	00:70°C	DW	1
14:13	OT_SET	01:90°C	RW	1
		10:100°C		
		11:110°C		
		IC overtemperature interrupt enable		
12	OT_INT_EN	0:disable	RW	1
		1:enable		
		IC overtemperature shut off enable		
11	OT_SHUTOFF_EN	0:disable	RW	1
		1:enable		
		IC overtemperature temperature setting		
		00:100°C		
10:9	OT_SHUTOFF_SET	01:120°C	RW	1
		10:130°C		
		11:140°C		
		IC overtemperature detection enable		
8	OT_EN	0:disable	RW	1
		1:enable		
7:0	-	Reserved	-	-

## 7.4.40 PMU\_CHARGER\_CTL0

PMU\_CHARGER\_CTL0 Register (RTCVDD) (default 0x325B) Offset = 0x39

Bit(s)	Name	Description	Access	Reset
		Enable Charge Circuit		
15	ENCH	1: Enable charge circuit	RW	0
		0: Disable charge circuit		
		Charger stopping timer set enable bit:		
		0: disable		
14	CHGTIME	1: enable	RW	0
		If enable, the charger will stop when the time		
		set by bit[13:12] has arrived.		
		CC/CV TIMER		
13:12	CHARGE_TIME	00 : 4h	RW	0x3
	R1	01 : 6h	IX VV	023
		10:8h		



		11, 121		
		11 : 12h		
		Trickle timer		
	CHARGE TIME	00 :30min		
11:10	R2	01 :40min	RW	0
		10 :50min		
		11 :60min		
		Enable Trickle charge		
		0: disable		
9	TRICKLEEN	1: enable	RW	1
1	muenteelit	If this bit is 0, there is no Pre-charging phase,		1
		and battery charging goes to Constant current		
		directly.	• •	
		Bit[0] and this bit are enabled at the same		
		time, every bit[7] time the battery voltage will		
8	CHG_FORCE_OF	be detected, if the voltage exceeds 4.24V,	RW	0
0	F	charging process will be forced to stop	IX VV	0
		0:Disable		
		1:Enable		
		Charging termination detection time selection		
7	DTSEL	1:once per 20s	RW	0
		0:once per 12min		
		Set availability of SYSPWR stable loop		
		0:disable		
		1:enable		
6	CHG_SYSPWR	When the SYSPWR stable loop is available,	RW	1
		charger will control the charging current,		
		ensuring SYSPWR voltage is above its stable		
		value.		
		Set SYSPWR stable value		
	CHG_SYSPWR_S	00:3.81V		
5:4	ET	01:3.96V	RW	1
		10:4.25V		
		11:4.40V		
		Charging current varies with temperature		
	CHG_CURRENT	enable	RW	1
3	_TEMP	0:Disable		
		1:Enable		
		Voltage of SYSPWR higher than BAT, then		
		CHPWROK		
<u>.</u>		00:0.1V	DW	1
2:1	CHGPWR_SET	01:0.2V	RW	1
		10:0.3V		
		11:0.4V		
0	CHGAUTODETE	Auto detection of charging termination	RW	1



CT_EN	1: enable	
	0: disable	

*Note:* When the timer of bit[13:12] or bit[11:10] arrived, bit[8] in PMU\_CHARGER\_CTL1 register will be set. And when bit[14] is set, charger will be stopped when timer of bit[13:12] arrives.

### 7.4.41 PMU\_CHARGER\_CTL1

PMU\_CHARGER\_CTL1 Register (RTCVDD) (default 0x0040)

Offset = 0x3A

Bit(s)	Name	Description	Access	Reset
		Charging end Status.		
		0: not charging over		r
15	CHGEND	1: charging over.	R	х
		If battery is not full, this bit is 0; If battery is full,		
		this bit is 1.		
		Charging phase		
		00: Reserved		
		01: Pre-charging		
14:13	PHASE	10: Constant current	R	х
		11: Constant voltage		
		This two bits will be available only when bit ENCH		
		of this register is set, or will be always read 00		
		CHGPWROK flag		
12	CHGPWROK	0:SYSPWR voltage is not higher than BAT setting	R	x
		1:SYSPWR voltage is higher than BAT setting		
		Charging current is 0 flag		
11	CUR_ZERO	0: Charging current is not 0	R	х
		1: Charging current is 0		
		BAT existence flag		
10	BAT_EXIST	0:there is no BAT	R	х
		1:there is BAT		
		BAT detection finished		
9	BAT_DT_OVER	1:BAT detection finished	R	х
		0:BAT detection not finished		
4	CHADCED TIM	Charger_timer_end flag		
8	CHARGER_TIM	0:CC/CV TIMER/ Trickle timer is not finished	R	0
	ER_END	1:CC/CV TIMER/ Trickle timer is finished		
		Charger stop voltage (OCV)		
		0: 4.16V		
7	STOPV	1: 4.18V	DW	0
7	510PV	In charging, when battery voltage is higher than	RW	0
		setting, hardware will stop charging and delay for 1s		
		then detect the battery voltage and every 12 min, if		



#### ATC2603C DATASHEET

		the voltage is detected higher than setting, then		
		CHGEND bit will be set to 1		
		Auto increase/decrease charging current enable		
	CURRENT COF	0:Disable		
6	CURRENT_SOF	1:Enable	RW	1
	T_START	When this bit is enabled, charging current is		
		increasing with the time set by bit[8:7]		
		Battery detection enable		
5	DAT EVICT EN	This bit turns from 0 to 1 and delay for 50ms, bit[10]	RW	0
5	BAT_EXIST_EN	flag is available. If needs to detect again, this bit	ĸw	0
		should be set to 0 then set to 1		
		When CHGPWROK = $0$ , whether turn off the	•	) )
4	CHARGER_AU	charger automatically enable	RW	0
4	TO_CLOSE_EN	0:Disable	KW /	0
		1:Enable		
		Constant Current charging current configuration		
		0000:50mA		
		0001:100mA		
		0010:200mA		
		0011:400mA		
		0100:500mA		
		0101:600mA		
		0110:800mA		
3:0	ICHG_REG_CC	0111:900mA	RW	0
		1000:1000mA		
		1001:1200mA		
		1010:1300mA		
		1011:1400mA		
	. (	1100:1600mA		
		1101:1700mA		
	KY	1110:1800mA		
		1111:2000mA		

# 7.4.42 PMU\_CHARGER\_CTL2

#### PMU\_CHARGER\_CTL2 Register (RTCVDD) (default 0x0000)

Offset = 0x3B

Bit(s)	Name	Description	Access	Reset
15	-	Reserved	-	-
14:13	TEMPTH1	IC temperature protection threshold1 in charging 00:75°C 01:90°C 10:105°C	RW	0



11:115°C         IC temperature protection threshold2 in charging 00:90°C         RW         0           12:11         TEMPTH2         01:105°C         RW         0           10:120°C         11:135°C         RW         0           10:9         TEMPTH3         IC temperature protection threshold3 in charging 00:100°C         RW         0           10:9         TEMPTH3         01:120°C         RW         0           10:130°C         11:140°C         RW         0           8:7         TIME_STEP         01:1s         RW         0           10:2s         11:4s         -         -           6         -         Reserved         -         -           5:4         ICHG_REG_T         01:100mA         RW         0           10:200mA         11:300mA         RW         0					
12:11       TEMPTH2       00:90°C       RW       0         11:120°C       10:120°C       11:135°C       RW       0         10:9       TEMPTH3       IC temperature protection threshold3 in charging 00:100°C       RW       0         10:9       TEMPTH3       01:120°C       RW       0         10:130°C       11:140°C       RW       0         8:7       TIME_STEP       01:1s       RW       0         10:2s       11:4s       -       -         6       -       Reserved       -       -         5:4       ICHG_REG_T       01:100mA       RW       0					
12:11       TEMPTH2       01:105°C       RW       0         10:120°C       11:135°C       RW       0         10:9       TEMPTH3       IC temperature protection threshold3 in charging 00:100°C       RW       0         10:9       TEMPTH3       01:120°C       RW       0         10:130°C       11:140°C       RW       0         8:7       TIME_STEP       01:1s       RW       0         10:2s       11:4s       -       -         6       -       Reserved       -       -         5:4       ICHG_REG_T       01:100mA       RW       0					
10:120°C       11:135°C         11:135°C       IC temperature protection threshold3 in charging         00:100°C       01:120°C         10:9       TEMPTH3         01:120°C       RW         10:130°C         11:140°C         8:7       TIME_STEP         01:1s       RW         10:2s         11:4s         6       -         6       -         Charge trickle charging Current Configure         00:50mA         10:100mA         10:200mA			00:90°C		
Image:	12:11	TEMPTH2	01:105°C	RW	0
10:9       TEMPTH3       IC temperature protection threshold3 in charging 00:100°C       RW       0         10:120°C       01:120°C       RW       0         10:130°C       11:140°C       00:0.5s       00:0.5s         8:7       TIME_STEP       01:1s       RW       0         10:2s       11:4s       0       00:0.5mA       0         6       -       Reserved       -       -         5:4       ICHG_REG_T       01:100mA       RW       0			10:120°C		
10:9       TEMPTH3       00:100°C       RW       0         10:120°C       01:120°C       RW       0         10:130°C       11:140°C       RW       0         8:7       TIME_STEP       01:1s       RW       0         10:2s       11:4s       RW       0         6       -       Reserved       -       -         5:4       ICHG_REG_T       01:100mA       RW       0			11:135°C		
10:9       TEMPTH3       01:120°C       RW       0         10:130°C       11:140°C       RW       0         8:7       TIME_STEP       01:1s       RW       0         10:2s       11:4s       RW       0         6       -       Reserved       -       -         5:4       ICHG_REG_T       01:100mA       RW       0			IC temperature protection threshold3 in charging		
10:130°C       11:140°C         11:140°C       Time Step setting         00:0.5s       01:1s         00:0.5s       01:1s         10:2s       11:4s         6       -         Reserved       -         Charge trickle charging Current Configure         00:50mA         01:100mA         10:200mA			00:100°C		
Image: Market state	10:9	TEMPTH3	01:120°C	RW	0
8:7TIME_STEPTime Step setting 00:0.5sRW08:7TIME_STEP01:1s 10:2s 11:4sRW06-Reserved6-Reserved5:4ICHG_REG_T01:100mA 10:200mARW0			10:130°C	A	
8:7       TIME_STEP       00:0.5s       RW       0         10:2s       10:2s       11:4s       RW       0         6       -       Reserved       -       -         5:4       ICHG_REG_T       01:100mA       RW       0			11:140°C		
8:7       TIME_STEP       01:1s       RW       0         10:2s       11:4s       -       -         6       -       Reserved       -       -         5:4       ICHG_REG_T       01:100mA       RW       0			Time Step setting	• 67	N
-       10:2s         11:4s       -         6       -         Reserved       -         5:4       ICHG_REG_T         01:100mA       RW         10:200mA			00:0.5s		
6-Reserved6-Reserved5:4ICHG_REG_T01:100mA 10:200mARW0	8:7	TIME_STEP	01:1s	RW	0
6     -     Reserved     -     -       5:4     ICHG_REG_T     O1:100mA 10:200mA     RW     0		_	10:2s		
5:4     ICHG_REG_T     Charge trickle charging Current Configure 00:50mA     RW     0       10:200mA     10:200mA     RW     0			11:4s	× *	
5:4     ICHG_REG_T     00:50mA     RW     0       10:200mA     10:200mA     RW     0	6	-	Reserved	-	-
5:4 ICHG_REG_T 01:100mA 10:200mA RW 0			Charge trickle charging Current Configure		
10:200mA			00:50mA		
	5:4	ICHG_REG_T	01:100mA	RW	0
11-300mA			10:200mA		
			11:300mA		
Constant Voltage charging voltage setting			Constant Voltage charging voltage setting		
00:4.20V			00:4.20V		
01:4.30V			01:4.30V		
10:4.35V			10:4.35V		
11:4.40V			11:4.40V		
Battery protection board is needed when this bit is BW	2.2	CV SET	Battery protection board is needed when this bit is	DW	0
3:2 CV_SET not 0. If constant voltage is 4.2V, when the battery RW 0	3.2	CV_SEI	not 0. If constant voltage is 4.2V, when the battery	ĸw	0
voltage is near 4.2V, charging current will decrease			voltage is near 4.2V, charging current will decrease		
gradually, charging time will encrease. To decrease			gradually, charging time will encrease. To decrease		
the charging time, set the constant voltage to 4.3V			the charging time, set the constant voltage to $4.3V$		
or higher. Note that SYSPWR should be higher			or higher. Note that SYSPWR should be higher		
than CV_SET.			than CV_SET.		
1:0 - Reserved	1:0	-	Reserved	-	-

#### 7.4.43 PMU\_APDS\_CTL

PMU\_APDS\_CTL0 Register (RTCVDD) (default 0x15F8)

Offset = 0x3D

Bit(s)	Name	Description	Access	Reset
15	VBUS_CONTROL_EN	VBUS voltage current control 0:disable	RW	0



		1:enable When this bit is enabled, the system will adjust the current abstracted from VBUS automatically according to bit[14], ensuring the voltage of VBUS is above the threshold set by bit[11:10] <b>or</b> current abstracted from VBUS is smaller than the value set by bit[13:12]. When this bit is disabled, the current will be ensured firstly. If this bit is enabled, bit[8] is invalid.		
14	VBUS_CONTROL_SEL	VBUS control mode selection 0: voltage limiting 1: current limiting	RW	0
13:12	VBUS_CUR_LIMITED	VBUS current limiting threshold 00:1000mA 01:300mA 10:500mA 11:800mA	RW	1
11:10	VBUS_VOL_LIMITED	VBUS voltage limiting threshold 00:4.2V 01:4.3V 10:4.4V 11:4.5V	RW	1
9	VBUS_OTG	USB used as OTG, when VBUS supplies power for external device, VBUS_OTG should be set to 1, preventing VBUS supplies for SYSPWR. 0: enable the diode from VBUS to SYSPWR 1: disable the diode from VBUS to SYSPWR, VBUS and SYSPWR is shut off completely This bit is set to 0 by hardware automatically when entering S2, S3, S4	RW	0
8	VBUS_FST_ON	When SYSPWR is lower than setting, VBUS will be fast on	RW	1
7	VBUS_FST_OFF	When SYSPWR is higher than setting, VBUS will be fast off	RW	1
6	WALL_FST_ON	When SYSPWR is lower than setting, if WALL voltage is enough, WALL will be fast on	RW	1
5	WALL_FST_OFF	When SYSPWR is higher than setting, WALL will be fast off	RW	1



#### ATC2603C DATASHEET

l					
4	BAT_FST_ON	When SYSPWR is lower than setting, if BAT voltage is enough, BAT will be fast on	RW	1	
3	BAT_FST_OFF	When SYSPWR is higher than setting, BAT will be fast off	RW	1	
2	VBUS_PD	<ul><li>VBUS 5KOhm pull down resistor enable</li><li>0: no pull down resistor</li><li>1: 5KOhm pull down resistor is pulled</li><li>down to ground</li></ul>	RW	0	
1	WALL_PD	<ul><li>WALL 5KOhm pull down resistor enable</li><li>0: no pull down resistor</li><li>1: 5KOhm pull down resistor is pulled</li><li>down to ground</li></ul>	RW	0	
0	-	Reserved	-	-	
7.4.44 PMU_ICMADC PMU_ICMADC Register (RTCVDD) (default 0x0000) Offset = 0x50					

#### 7.4.44 PMU\_ICMADC

Bit(s)	Name	Description	Access	Reset
15:12	-	Reserved	-	-
11	CMDATA_OK	0:CMDATA not ready 1:CMDATA ready	R	X
10:0	ICMADC	ICMADC data	R	х

#### 7.4.45 PMU ABNORMAL STATUS

PMU\_ABNORMAL\_STATUS Register (RTCVDD) (default 0x0000) Offset = 0x62

Bit(s)	Name	Description	Access	Reset
15:10		Reserved	-	-
9	SVCC_LOW	Quit S1 because of SVCC undervoltage	R	0x0
8	LDO6_OC	Quit S1 because of LDO6 overcurrent	R	0x0
7	LDO3_OC	Quit S1 because of LDO3 overcurrent	R	0x0
6	LDO2_OC	Quit S1 because of LDO2 overcurrent	R	0x0
5	LDO1_OC	Quit S1 because of LDO1 overcurrent	R	0x0
4	VBUS_OC	Quit S1 because of VBUS overcurrent	R	0x0
3	WALL_OC	Quit S1 because of WALL overcurrent	R	0x0
2	BAT_OC	Quit S1 because of BAT overcurrent	R	0x0
1	ОТ	Quit S1 because of overtemperature	R	0x0
0	BAT_LOW	Quit S1 because of BAT undervoltage	R	0x0



Note: Updating this register when quitting S1

#### 7.4.46 PMU\_WALL\_APDS\_CTL

PMU\_WALL\_APDS\_CTL Register (RTCVDD) (default 0x1400)

Offset = 0x63

Bit(s)	Name	Description	Access	Reset
		WALL voltage current control		
		1: enable		
		0: disable		
		When this bit is enabled, the system	• 6	
		will adjust the current abstracted from		
		WALL automatically according to		
15	WALL_CONTROL_EN	bit[14], ensuring the voltage of WALL	RW	0
		is above the threshold set by		
		bit[11:10] or current abstracted from		
		WALL is smaller than the value set by		
		bit[13:12]. When this bit is disabled,		
		the current will be ensured firstly.		
		If this bit is enabled, bit[6] is invalid.		
		WALL control mode selection		
14	WALL_CONTROL_SEL	0: voltage limiting	RW	0
		1: current limiting		
		WALL current limiting threshold		
	Ċ	00:300mA		
13:12	WALL_CUR_LIMITED	01:500mA	RW	1
		10:1500mA		
		11:2000mA		
		WALL voltage limiting threshold		
		00:4.2V		
11:10	WALL_VOL_LIMITED	01:4.3V	RW	1
		10:4.4V		
		11:4.5V		
K	*	Diode from WALL to SYSPWR		
<i>y</i>		enable		
		0: enable the diode from WALL to		
		SYSPWR		
9	WALL ID EN	1: disable the diode from WALL to	RW	0
9	WALL_ID_EN	SYSPWR, VBUS and SYSPWR is		
		shut off completely		
		This bit is set to 0 by hardware		
		automatically when entering S2, S3,		
		S4		



-

-



Reserved

### 7.4.47 PMU\_REMCON\_CTL0

#### PMU\_REMCON\_CTL0 Register (RTCVDD) (default 0x0000)

Offset = 0x64

Bit(s)	Name	Description	Access	Reset
15:10	-	Reserved	-	-
		REMCON voltage range 4 wakeup flag		
9	REMCON_WK_4	0:not REMCON voltage range 4 wakeup	R	0x0
		1:occur REMCON voltage range 4 wakeup	•	
		REMCON voltage range 3 wakeup flag	X	
8	REMCON_WK_3	0:not REMCON voltage range 3 wakeup	R	0x0
		1:occur REMCON voltage range 3 wakeup		
		REMCON voltage range 2 wakeup flag		
7	REMCON_WK_2	0:not REMCON voltage range 2 wakeup	R	0x0
		1:occur REMCON voltage range 2 wakeup		
		REMCON voltage range 1 wakeup flag		
6	REMCON_WK_1	0:not REMCON voltage range 1 wakeup	R	0x0
		1:occur REMCON voltage range 1 wakeup		
		REMCON voltage range 0 wakeup flag		
5	REMCON_WK_0	0:not REMCON voltage range 0 wakeup	R	0x0
		1:occur REMCON voltage range 0 wakeup		
		Enable REMCON voltage range 4 wakeup		
4	REMCON_WK_EN_4	(2.4V~3.1V)	RW	0x0
4	KEWICON_WK_EN_4	0:disable		
		1:enable		
		Enable REMCON voltage range 3 wakeup		
3	REMCON WK EN 3	(1.68V~2.4V)	DW	0.20
3	KEWICON_WK_EN_3	0:disable	RW	0x0
		1:enable		
		Enable REMCON voltage range 2 wakeup		
2	REMCON_WK_EN_2	(1.03V~1.68V)	RW	0x0
2	KEWICON_WK_EN_2	0:disable	κw	UXU
~		1:enable		
		Enable REMCON voltage range 1 wakeup		
1	REMCON WK EN 1	(0.46V~1.03V)	RW	0x0
1	REMCON_WK_EN_1	0:disable	K W	0X0
		1:enable		
		Enable REMCON voltage range 0 wakeup		
0	DEMCON WV EN O	(0V~0.46V)	DW	0×0
0	REMCON_WK_EN_0	0:disable	RW	0x0
		1:enable		



#### 7.4.48 PMU\_REMCON\_CTL1

PMU\_REMCON\_CTL1 Register (RTCVDD) (default 0x0000) Offset = 0x65

Bit(s)	Name	Description	Access	Reset
15:12	-	Reserved	-	-
		REMCON interrupt enable		
11	REMCON_INT_EN	0: Disable	RW	0x0
		1: Enable		
		Status flag clear bit		
10	REMCON_PD_CLEA	When writing 1 to this bit, bit[9:5] will be	RW	0x0
	R	cleared, then this bit turn to 0.		
		REMCON voltage range 4 key happen		-
		pending		
		0: REMCON voltage range 4 is not pressed		
9	REMCON PD 4	down	RW	0x0
		1: REMCON voltage range 4 is pressed		
		down		
		Write 1 to clear to 0		
		REMCON voltage range 3 key happen		
		pending		
		0: REMCON voltage range 3 is not pressed		
8	REMCON PD 3	down	RW	0x0
		1: REMCON voltage range 3 is pressed		
		down		
		Write 1 to clear to 0		
		REMCON voltage range 2 key happen		
		pending		
	• <b>• • • •</b>	0: REMCON voltage range 2 is not pressed		
7	REMCON PD 2	down	RW	0x0
		1: REMCON voltage range 2 is pressed		
		down		
		Write 1 to clear to 0		
		REMCON voltage range 1 key happen		
	r	pending		
~		0: REMCON voltage range 1 is not pressed		
6	REMCON_PD_1	down	RW	0x0
		1: REMCON voltage range 1 is pressed		
		down		
		Write 1 to clear to 0		
		REMCON voltage range 0 key happen		
		pending		
5	REMCON_PD_0	0: REMCON voltage range 0 is not pressed	RW	0x0
		down		



		1: REMCON voltage range 0 is pressed		
		down		
		Write 1 to clear to 0		
		Enable REMCON voltage range 4 interrupt		
4	REMCON INT EN 4	(2.40V~3.10V)	RW	0x0
4	KEMCON_INT_EN_4	0: disable	КW	0X0
		1: enable		
		Enable REMCON voltage range 3 interrupt		
3	REMCON INT EN 3	(1.68V~2.40V)	RW	0x0
5	KEMCON_INT_EN_3	0: disable	KW	0X0
		1: enable		
		Enable REMCON voltage range 2 interrupt	• •	
2	REMCON_INT_EN_2	(1.03V~1.68V)	RW	0x0
2	KEMCON_INT_EN_2	0: disable	ĸw	0X0
		1: enable		
		Enable REMCON voltage range 1 interrupt		
1	REMCON INT EN 1	(0.46V~1.03V)	RW	0x0
1	KEMCON_INT_EN_I	0: disable	КW	0X0
		1: enable		
		Enable REMCON voltage range 0 interrupt		
0	DEMCON INT EN A	(0V~0.46V)	RW	0x0
0	REMCON_INT_EN_0	0: disable	КW	UXU
		1: enable		

## 7.4.49 PMU\_MUX\_CTL0

PMU_MUX_CTL0	Register (RTCVDD)	(default 0x0000)
Offset = 0x66		

Offset = 0x66

Bit(s)	Name	Description	Access	Reset
15:14		Reserved	-	-
		SGPIO5 Multiplexing		
		00: SGPIO5(<1MHz)		
13:12	SGPIO5	01: IR	RW	0
L L		10: Release 32kHz clock		
		11: Reserved		
		SGPIO4 Multiplexing		
		00: SGPIO4(<1M)		
11:10	SGPIO4	01: IR	RW	0
		10: Release 32kHz clock		
		11: PWM0		
		AUXIN2 Multiplexing		
9:8	AUXIN2	00: AUXIN2	RW	0
		01: SGPIO3(<1MHz)		



		10: IR		
		11: Release 32kHz clock		
		AUXIN0 Multiplexing		
		000: AUXIN1		
		001: Reserved		
7:5	AUXIN1	010: IR	RW	0
		011: Release 32kHz clock		
		100: PWM1		
		Others: reserved		
		AUXIN0 Multiplexing	/	
		000: AUXIN0		
		001: SGPIO1(<1MHz)	• 6	
4:2	AUXIN0	010: IR	RW	0
		011: Release 32kHz clock		
		100: PWM0		
		Others: reserved		
		REMCON Multiplexing		
		00: REMCON		
1:0	REMCON	01: SGPIO0(<1MHz)	RW	0
		10: IR		
		11: Release 32kHz clock		

Note: Release 32 kHz clock is choosed after digital selection.

## 7.4.50 PMU\_SGPIO\_CTL0

PMU_SGPIO_CTL0 Regi	ster (RTCVDD)	(default 0x
Offset = 0x67		

) (default 0x000	0)
------------------	----

Bit(s)	Name	Description	Access	Reset
15	-	Reserved	-	-
	X	SGPIO[5:3]_IRQ pending		
14:12	SGPIO[5:3]_PD	0: is not active	RW	0x0
14.12	50PI0[5.3]_PD	1: is active	ĸw	0X0
		Write 1 to clear to 0		
11	-	Reserved	-	-
		SGPIO[1:0]_IRQ pending		
10:9	SGPIO[1:0]_PD	0: is not active	RW	00
10.9	SOPIO[1.0]_PD	1: is active	K VV	0x0
		Write 1 to clear to 0		
8	-	Reserved	-	-
		SGPIO[5:3] interrupt enable		
7:5	SGPIO[5:3]_INT_EN	0: disable	RW	0x0
		1: enable		
4	-	Reserved	-	-



#### ATC2603C DATASHEET

3:2	SGPIO[1:0]_INT_EN	SGPIO[1:0] interrupt enable 0: disable 1: enable	RW	0x0
1:0	-	Reserved	-	-

### 7.4.51 PMU\_SGPIO\_CTL1

PMU\_SGPIO\_CTL1 Register (RTCVDD) (default 0x0000)

Offset = 0x68

Bit(s)	Name	Description	Access	Reset
15:14	-	Reserved	2	7
		SGPIO5 IRQ type		
		00:High level active		
13:12	SGPIO5_TPYE	01:Low level active	RW	0x0
		10:Rising edge- triggered		
		11:Falling edge-triggered		
		SGPIO4 IRQ type		
		00:High level active		
11:10	SGPIO4_TPYE	01:Low level active	RW	0x0
		10:Rising edge- triggered		
		11:Falling edge-triggered		
		SGPIO3IRQ type		
		00:High level active		
9:8	SGPIO3_TPYE	01:Low level active	RW	0x0
		10:Rising edge- triggered		
		11:Falling edge-triggered		
7:6	-	Reserved	-	-
		SGPIO1IRQ type		
		00:High level active		
5:4	SGPIO1_TPYE	01:Low level active	RW	0x0
		10:Rising edge- triggered		
		11:Falling edge-triggered		
		SGPIO0 IRQ type		
	r	00:High level active		
3:2	SGPIO0_TPYE	01:Low level active	RW	0x0
		10:Rising edge-triggered		
		11:Falling edge-triggered		
1:0	-	Reserved	-	-

#### 7.4.52 PMU\_SGPIO\_CTL2

PMU\_SGPIO\_CTL2 Register (RTCVDD) (default 0x0000)



Offset = 0x69

Bit(s)	Name	Description	Access	Reset
15	-	Reserved	-	-
		SGPIO[5:3] IRQ wakeup flag		
14:12	SGPIO IRQ WK FLAG[5:3]	0: no SGPIO[5:3] wakeup	R	0x0
14.12		1: SGPIO0[5:3] wakeup	ĸ	0X0
		(Quit S1 HW will clear to 0)		
11	-	Reserved	-	-
		SGPIO[1:0] IRQ wakeup flag		
10:9	SCDIO IDO WIK ELACI1:01	0: no SGPIO[1:0] wakeup	R	00
10.9	SGPIO_IRQ_WK_FLAG[1:0]	1: SGPIO0[1:0] wakeup	ĸ	0x0
		(Quit S1 HW will clear to 0)	• • • [	
8	-	Reserved	-	-
		SGPIO[5:3]_IRQ wakeup enable		
7:5	SGPIO_IRQ_WK_EN[5:3]	0: disable	ŔŴ	0x0
		1: enable		
4	-	Reserved	-	-
		SGPIO[1:0]_IRQ wakeup enable		
3:2	SGPIO_IRQ_WK_EN[1:0]	0: disable	RW	0x0
		1: enable		
1:0	-	Reserved	-	-

## 7.4.53 PMU\_SGPIO\_CTL3

PMU\_SGPIO\_CTL3 Register (RTCVDD) (default 0x0000) Offset = 0x6A

Bit(s)	Name	Description	Access	Reset
15	-	Reserved	-	-
		SGPIO[5:3] output enable		
14:12	SGPIO_OUT_EN[5:3]	0:disable	RW	0x0
		1:enable		
11	-	Reserved	-	-
		SGPIO[1:0] output enable		
10:9	SGPIO_OUT_EN[1:0]	0:disable	RW	0x0
		1:enable		
8	-	Reserved	-	-
		SGPIO[5:3] input enable		
7:5	SGPIO_IN_EN[5:3]	0:disable	RW	0x0
		1:enable		
4	-	Reserved	-	-
3:2	SCDIO IN EN[1:0]	SGPIO[1:0] input enable	RW	0.00
3.2	SGPIO_IN_EN[1:0]	0:disable	IX VV	0x0



		1:enable		
1:0	-	Reserved	-	-

### 7.4.54 PMU\_SGPIO\_CTL4

PMU\_SGPIO\_CTL4 Register (RTCVDD) (default 0x0000)

Offset = 0x6B

Bit(s)	Name	Description	Access Reset
15:6	-	Reserved	
5:3	SGPIO_DATA[5:3]	SGPIO[5:3] DATA	RW 0x0
2	-	Reserved	
1:0	SGPIO_DATA[1:0]	SGPIO[1:0] DATA	RW 0x0
7.4.55	5 PWMCLK_CTL		0
PWM c	lock controller register (RTCV	VDD) (default 0x0000)	
Offset =	= 0x6C		

### 7.4.55 PWMCLK\_CTL

PWM clock controller register	(RTCVDD)	(default 0x0000)
Offset = 0x6C		

Bit(s)	Name	Description	Access	Reset
15:14	-	Reserved	-	-
13	PWM_EN	PWM Module enable 0: disable 1: enable	RW	0x0
12	PWM_RST	PWM Module reset 0: reset 1: normal	RW	0x1
11:10	Q1	Time of Every Duty = $1/3232/32$ : Climb up and falling down time: T2 = (Q + 1) * 32 * 32t t is the period of PWMCLKDIV	RW	0x0
9:8 <b>P</b>	Q0	Time of Every Duty =1/3232/32: Climb up and falling down time: T2 = (Q + 1) * 32 * 32t t is the period of PWMCLKDIV	RW	0x0
7:0	PWMCLKDIV	PWM controller clock divisor: 0: /1 1: /2  255: /256	RW	0x0





#### 7.4.56 PWM0\_CTL

PWM0 control register	(RTCVDD)	(default 0x0000)
Offset = 0x6D		

Bit(s)	Name	Description	Access	Reset
		Time of Duty $=32/32$ :		
15:8	H0	High Level Time = $H*32t$	RW	0x0
		t is the period of PWMCLKDIV		
		Time of Duty $=0/32$ :		
7:0	LO	Low Level Time = $L*32t$	RW	0x0
		t is the period of PWMCLKDIV		

#### 7.4.57 PWM1 CTL

7.4.57 PWM1_CTL PWM1 control register (RTCVDD) (default 0x0000) Offset = 0x6E					
Bit(s)	Name	Description	Access	Reset	
15:8	H1	Time of Duty =32/32 : High Level Time = H*32t t is the period of PWMCLKDIV	RW	0x0	
7:0	L1	Time of Duty =0/32 : Low Level Time = L*32t t is the period of PWMCLKDIV	RW	0x0	

etions.



## 8 Auxiliary ADC

## 8.1 Module Description

ATC2603C integrates a 10-bit, 16-channel Analog-to-Digital Converter (ADC), which sample rate of each channel is 3.2kHz, converting one of the 16 analog inputs to 10-bit digital data. Its input voltage range is 0~3V, the application of each bit is listed below:

			U		0		
ADC_0	ADC_1	ADC_2	ADC_3	ADC_4	ADC_5	ADC_6	ADC_7
BATV	BATI	VBUSV	VBUSI	SYSPWR	WALLV	WALLI	ICHG
				V			
ADC_8	ADC_9	ADC_10	ADC_11	ADC_12	ADC_13	ADC_14	ADC_15
SVCC/	REM_CON	ICTEMP	BAKBAT	AUXADC	AUXADC	AUXADC	ICMADC
IREF				0	1	2	

Table 8-1 AUXADC functional specifications

AUXADC0~2 is for general use. WALL, SYSPWR and VBUS will pass a 2.5 voltage divider before sent to ADC, so the formula for WALL, SYSPWR, VBUS voltage (V) that relates their ADC output (DATA) can be described by:

$$V = DATA*LSB*2.5$$

While BAT will pass a 2 voltage divider before sent to ADC, so the relationship between BAT voltage and its ADC output is:

$$V = DATA * LSB * 2$$

In addition, ADC also detects the current from VBUS to SYSPWR, current from BAT to SYSPWR, charger's charging current, BAKE BAT voltage, SVCC voltage, battery temperature and etc. The full current range of BATI, WALLI, VBUSI and ICHG current can be expressed as follows:

 $IBAT = ADC_DBG3 / IREFADC *1545.75(mA)$  $IWALL = ADC_DBG2 / IREFADC *1527(mA)$  $IVBUS = ADC_DBG1 / IREFADC *1509(mA)$ 

For CHIP\_VER(0xDC)=0x0:

 $ICHG = ADC_DBG0 / IREFADC * 1546(mA)$ 

For CHIP\_VER(0xDC)=0x1:

$$ICHG = ADC \_ DBG0 / IREFADC * 2061(mA)$$

The relationship between IC Temperature (TEMP) and ICTEMP's ADC data can be expressed as follows:

$$TEMP = 0.1949 * DATA - 14.899 - 30(^{\circ}C)$$



For REM\_CON ADC, its input range is 0~3V, the drive-by-wire ADC is distinguished by different voltages on different buttons. When the wire button's supply voltage is changed, the corresponding voltage of the same button will be different, so REM\_CON data reflects the voltage ratio of REM\_CON and SVCC:

#### $REM \_CON = ADC \_DBG4*1024/2*SVCCADC$

In the formula above, ADC\_DBG4\*1024/2 represents different button's value, indicating that the button's voltage is ADC\_DBG4\*1024/2 times that of SVCC ADC, ADC\_DBG4 is the REM\_CON analog input value.

About the ICMADC:

Because a detection series resistor should be applied in the current detection route, so in case of large voltage drop, the detection resistor should be small. In this case, a pre-amplifier is implemented to amplify the small signal to the range of ADC input voltage. The input voltage range of ADC is 0~3V. When an external 20mOhm resistor is used, the full range is -2312~+2312mA, accordingly, relationship between data and current is:

I=DATA\*LSBI = DATA \* 2312/1024 (mA) = DATA\*2.25832mA

When an external 10mOhm resistor is applied, the full range is -4624~+4624mA, accordingly, relationship between data and current is:

Note:

DATA is the decimal value of 0x50 PMU\_ICADC[9:0]. PMU\_ICADC[10] is the symbol bit, when it is 0 meaning forward current, flowing from CMN to CMP; when the current is negative, the absolute value calculated by ICMADC is larger 1 step than the actual value. For example, when 20mOhm is applied, if the actual current is -0.1mA, then the calculated value will be -2.25832mA.

#### 8.2 Register List

Table	0 ) ALIVADC Plack Adduces
	8-2 AUXADC Block Address

Name	Base Address
AUXADC	0x0000

Offset	Register Name	Description
0x3E	PMU_AUXADC_CTL0	PMU AuxADC CONTROL Register0
0x3F	PMU_AUXADC_CTL1	PMU AuxADC CONTROL Register1
0x40	PMU_BATVADC	PMU BATVADC Register
0x41	PMU_BATIADC	PMU BATIADC Register
0x42	PMU_WALLVADC	PMU WALLVADC Register
0x43	PMU_WALLIADC	PMU WALLIADC Register
0x44	PMU_VBUSVADC	PMU VBUSVADC Register
0x45	PMU_VBUSIADC	PMU VBUSIADC Register
0x46	PMU_SYSPWRADC	PMU SYSPWRADC Register
0x47	PMU_REMCONADC	PMU REMCONADC Register

#### Table 8-3 AUXADC Controller Registers



PMU_AUXADC_CTL0 Register (RTCVDD) (default 0xFFFF)			

#### **Register Description** 8.3

#### PMU\_AUXADC\_CTL0 8.3.1

PMU_AUXADC_CTL0 Register (RTCVDE	) (de	efault 0xFFFF)
Offset = 0x3E		Y

Bit(s)	Name	Description	Access	Reset
		AUXADC0 ADC enable		
15	AUXADC0_EN	0: disable	RW	1
		1: enable		
14		AUXADC1 ADC enable		
	AUXADC1_EN	0: disable	RW	1
		1: enable		
13		AUXADC2 ADC enable		
	AUXADC2_EN	0: disable	RW	1
		1: enable		
12		ICMADC ADC enable		
	ICMADC_EN	0: disable	RW	1
		1: enable		
		VBUS VOLATGE ADC enable		
11	VBUSVADC_EN	0: disable	RW	1
		1: enable		
10		WALL VOLATGE ADC enable		
	WALLVADC_EN	0: disable	RW	1
		1: enable		
		SYSPWR VOLATGE ADC enable		
9	SYSPWRADC_EN	0: disable	RW	1
		1: enable		



#### ATC2603C DATASHEET

		BAKBAT VOLTAGE ADC enable		
8	BAKBATADC_EN	0: disable	RW	1
		1: enable		
		BAT VOLATGE ADC enable		
7	BATVADC_EN	0: disable	RW	1
		1: enable		
		TEMP ADC enable		
6	TEMP_ADC	0: disable	RW	1
		1: enable		
5	REMCON_ADC_E N	REMCON ADC enable		
		0: disable	RW	1
		1: enable	• 67	
4	BATIADC_EN	BAT CURRENT ADC enable		/
		0: disable	RW	1
		1: enable		
		WALL CURRENT ADC enable	Y	
3	WALLIADC_EN	0: disable	RW	1
	_	1: enable		
		VBUS CURRENT ADC enable		
2	VBUSIADC_EN	0: disable	RW	1
		1: enable		
	CHGIADC_EN	Charger current ADC enable		
1		0: disable	RW	1
		1: enable		
		CURRENT REF ADC enable/ SVCC ADC		
0	IREFADC_EN/	enable	DUV	
	SVCC_ADC_EN	0: disable	RW	1
		1: enable		
			1	

## 8.3.2 PMU\_AUXADC\_CTL1

PMU\_AUXADC\_CTL1 Register (RTCVDD) (default 0x000B) Offset = 0x3F

Bit(s)	Name	Description	Access	Reset
15:12	-	Reserved	-	-
11	CLK_EXT_SEL	Enable external clock, PMU_ADC adopt external clock input 1:enable 0:disable	RW	0
10	-	Reserved	-	-
9:8	AP_BIAS	Bias of coulomb meter's pre-amplifier: 00:0.5µA 01:medium	RW	01



		10 and 11:big		
		Enable coulomb meter's pre-amplifier		
7	EN CM AP	1:enable	RW	1
		0:disable		
		Enable pre-amplifier's primary offset		
	ENGLIOD	reduction function	DUV	
6	ENCHOP	1:enable	RW	1
		0:disable		
		Enable automatic gain control of the		
E		pre-amplifier.		
5	AUTOGACTL_EN	1: gain = Auto Selection	RW	
		0: gain = Fixed	• 67	
		The resistor between CMN and CMP	K V	
4	CM_R	0:20mOhm	RW	0
		1:10mOhm		
		ADC Comp Offset Trimming		
3	ADC_COMP_TMEN	0: Disable	RW	1
		1: Enable		
2	ADC COMD DIAS	ADC COMP BIAS	RW	0
2	ADC_COMP_BIAS	0: 4µA1: bigger	ĸw	0
		ADC INPUT RANGE		
1	ADC_INPUT_RANGE	0: 0~1.5V	RW	1
		1: 0~3.0V		
		ADC clock adjust		
0	ADC_CLOCK_ADJ	0: 300kHz	RW	1
		1: higher		

## 8.3.3 PMU\_BATVADC

PMU\_BATADC Register (RTCVDD) (default 0x0000)

Offset = 0x40

Bit(s)	Name	Description	Access	Reset
15:10	-	Reserved	-	-
9:0	BATVADC	BATVADC data	R	х

### 8.3.4 PMU\_BATIADC

PMU\_BATIADC Register (RTCVDD) (default 0x0000)

Offset = 0x41

Bit(s)	Name	Description	Access	Reset
15:10	-	Reserved	-	-



9:0	BATIADC	BATIADC data	R	х

#### 8.3.5 **PMU WALLVADC**

PMU\_WALLADC Register (RTCVDD) (default 0x0000)

Offset = 0x42

Bit(s)	Name	Description		Access	Reset
15:10	-	Reserved		-	-
9:0	WALLVADC	WALLVADC data		R	х
9:0     WALLVADC     WALLVADC data     R       8.3.6     PMU_WALLIADC       PMU_WALLIADC Register (RTCVDD) (default 0x0000)       Offset = 0x43					

#### **PMU\_WALLIADC** 8.3.6

Bit(s)	Name	Description		Access	Reset
15:10	-	Reserved	CA	-	-
9:0	WALLIADC	WALLIADC data		R	x

#### **PMU VBUSVADC** 8.3.7

### PMU\_VBUSADC Register (RTCVDD) (default 0x0000)

Offset = 0x44

Bit(s)	Name	Description	Access	Reset
15:10	-	Reserved	-	-
9:0	VBUSVADC	VBUSVADC data	R	x

#### **VBUSIADC** 8.3.8 PMU

PMU VBUSIADC Register (RTCVDD) (default 0x0000) Offset = 0x45

Bit(s)	Name	Description	Access	Reset
15:10	-	Reserved	-	-
9:0	VBUSIADC	VBUSIADC data	R	х

#### 8.3.9 **PMU SYSPWRADC**

PMU\_SYSPWRADC Register (RTCVDD) (default 0x0000) Offset = 0x46



300

Bit(s)	Name	Description	Access	Reset
15:10	-	Reserved	-	-
9:0	SYSPWRADC	SYSPWRADC data	R	x

### 8.3.10 PMU\_REMCONADC

PMU\_REMCONADC Register (RTCVDD) (default 0x0000)

Offset = 0x47

Bit(s)	Name	Description	Access	Reset
15:10	-	Reserved	-	-
9:0	REMCONADC	REMCON ADC data	R	x

### 8.3.11 PMU\_SVCCADC

PMU\_SVCCADC Register (RTCVDD) (default 0x0000)

Offset = 0x48

Bit(s)	Name	Description	Access	Reset
15:10	-	Reserved	-	-
9:0	SVCCADC	SVCC ADC data	R	х

## 8.3.12 PMU\_CHGIADC

PMU\_CHGIADC Register (RTCVDD) (default 0x0000)

Offset = 0x49

Bit(s)	Name	Description	Access	Reset
15:10	-	Reserved	-	-
9:0	CHGIADC	CHGIADC data	R	х



PMU\_IREFADC Register (RTCVDD) (default 0x0000)

Offset = 0x4A

Bit(s)	Name	Description	Access	Reset
15:10	-	Reserved	-	-
9:0	IREFADC	IREFADC data	R	Х



#### **PMU BAKBATADC** 8.3.14

PMU\_BAKBATADC Register (RTCVDD) (default 0x0000)

Offset = 0x4B

Bit(s)	Name	Description	Access	Reset
15:10	-	Reserved	-	-
9:0	BAKBATADC	BAKE BATTERY VOLTAGE ADC data	R	Х

### 8.3.15 PMU\_ICTEMPADC

PMU\_ICTEMPADC Register (RTCVDD) (default 0x0000)

Offset = 0x4C

0 11000	01110				
Bit(s)	Name	Description		Access	Reset
15:10	-	Reserved		-	-
9:0	ICTEMPADC	ICTEMPADC ADC data		R	X
8.3.16 PMU_AUXADC0			STO.		

### 8.3.16 PMU AUXADC0

PMU\_AuxADC0 Register (RTCVDD) (default 0x0000)

Offset = 0x4D

Bit(s)	Name	Description	Access	Reset
15:10	-	Reserved	-	-
9:0	AUXADC0	AuxADC0 data	R	х

#### PMU\_AUXADC1 8.3.17

PMU\_AuxADC1 Register (RTCVDD) (default 0x0000)

Offset = 0x4E

Bit(s)	Name	Description	Access	Reset
15:10		Reserved	-	-
9:0	AUXADC1	AUXADC1 data	R	Х

### 8.3.18 PMU AUXADC2

PMU\_AuxADC2 Register (RTCVDD) (default 0x0000)

Offset = 0x4F

Bit(s)	Name	Description	Access	Reset
15:10	-	Reserved	-	-
9:0	AUXADC2	AUXADC2 data	R	х



#### 8.3.19 PMU ADC DBG0

PMU ADC debug 0 register (RTCVDD) (default 0x0000) Offset = 0x70

Bit(s)	Name	Description	Access	Reset
15:10	-	Reserved	-	-
9:0	ADC_DBG0	PMU ADC debug 0	R	Х

#### PMU\_ADC\_DBG1 8.3.20

PMU ADC debug 1 register (RTCVDD) (default 0x0000) Offset = 0x71

OHset = 0	X / 1				
Bit(s)	Name	Description		Access	Reset
15:10	-	Reserved			-
9:0	ADC_DBG1	PMU ADC debug 1		R	x
8.3.21	PMU_ADC	_DBG2	STO.		

### 8.3.21 PMU ADC DBG2

PMU ADC debug 2 register (RTCVDD) (default 0x0000)

Offset = 0x72

Bit(s)	Name	Description	Access	Reset
15:10	-	Reserved	-	-
9:0	ADC_DBG2	PMU ADC debug 2	R	Х

#### PMU\_ADC\_DBG3 8.3.22

PMU ADC debug 3 register (RTCVDD) (default 0x0000)

Offset = 0x73

Bit(s)	Name	Description	Access	Reset
15:10	Y	Reserved	-	-
9:0	ADC_DBG3	PMU ADC debug 3	R	Х

### 8.3.23 PMU ADC DBG4

PMU ADC debug 4 register (RTCVDD) (default 0x0000)

Offset = 0x74

Bit(s)	Name	Description	Access	Reset
15:10	-	Reserved	-	-
9:0	ADC_DBG4	PMU ADC debug 4	R	Х



## 9 Real-Time Clock

## 9.1 Module Description


RTC module provides system timing and alarm functions, it supports power-off and power-on by alarm. Its clock is based on 32.768 kHz oscillator, which can be provided by a built-in or external oscillator, and the external OSC is used by default.

At the system power on the internal OSC is used, then there is a process of selecting clock source, if an oscillatory waveform is detected at LOSC, the detect circuit will delay about 1ms and then set RTC\_CTL[3] to 1, and external OSC is selected. If no waveform is detected at LOSC, the detect circuit will delay about 3ms and set RTC\_CTL[3] to 0, internal OSC will be selected.

Whether the system is in Standby or normal working mode, if the system chooses the external LOSC but the external LOSC stopped working, RTCVDD\_OK will be pulled down and then the whole system will be reset. Powered on next time, the system will use internal OSC by default.

### 9.1.1 32kHz Oscillator

An external 32.768 kHz crystal oscillator should be supplied to ATC2603C system to get an accurate clock for Real Time Clock (RTC) and an alarm function capable of waking up the system. If the requirement for 32.768 kHz clock is not too accurate, the system will choose the built-in oscillator instead of the external 32.768 kHz oscillator.



### Figure 9-1 LOSC block diagram

The main clock of ATC2603C is got directly from the Master.






Figure 9-2 HOSC block diagram

### 9.1.2 Calendar

When RTCE=1, RTC\_H, RTC\_MS and RTC\_YMD clock is based on LOSC\_CLK, Master can only read the registers to get the current time in this case. When RTCE=0, the registers can be written to set the current time.

### 9.1.3 Alarm

When RTCE=ALIE=1, if RTC\_HALM=RTC\_H, RTC\_MSALM=RTC\_MS and RTC\_YMDALM = RTC\_YMD, an Alarm IRQ will be generated, which can be cleared by setting ALIP to 1.

## 9.2 Register List

Table 9-1 RTC Block Address		
Name	Base Address	
RTC	0x0000	

### Table 9-2 RTC Controller Registers

Offset	Register Name	Description
0x52	RTC_CTL	RTC control register
0x53	RTC_MSALM	RTC ALARM Minute second REGISER
0x54	RTC_HALM	RTC ALARM Hour REGISER
0x55	RTC_YMDALM	RTC ALARM Year month date REGISER
0x56	RTC_MS	RTC Minute second REGISER
0x57	RTC_H	RTC Hour REGISER
0x58	RTC_DC	RTC day century REGISER
0x59	RTC_YMD	RTC year month date REGISER



## 9.3 Register Description

### 9.3.1 **RTC\_CTL**

Calendar Control Register (RTCVDD) (default 0x5A50)

Offset=0x052

Bits	Name	Description	Access	Reset
15:14	LGS	Low frequency crystal Oscillator GMNIN select bits	RW 🖊	1
		LOSC Capacitor Select:		
		00:12pF	• 67	
13:12	LOSC_CP	01:15pF	RW	1
		10:18pF		
		11:21pF		
		RTC Reset		
11	RST	1: Normal	RW	1
		0: Reset		
		RTC Verify Clock Enable		
10		Switch RTC clock to 32 kHz	DW	0
10	VERI	1: Enable	RW	0
		0: Disable		
		RTC Leap Year bit		
9	LEAP	1: leap year	R	1
		0: non-leap year		
8:7	-	Reserved	-	-
		External Crystal OSC enable		
6	EOSC	1: Enable	RW	1
		0: Disable		
	CKSS0	RTC_32K clock Source Select		
5		1: External Crystal OSC	RW	0
		0: Built-in OSC		
		RTC Enable		
4	RTCE	1: Enable	RW	1
	K.	0: Disable		
	EVT LOGO OT	External LOSC State:		
3	EXT_LOSC_ST	0:external LOSC stop Oscillating	R	x
	ATE	1:external LOSC is Oscillating		
2	-	Reserved	-	-
		Alarm IRQ Enable		
1	ALIE	1: Enable	RW	0
		0: Disable		
0	ALIP	Alarm IRQ Pending bit, writing 1 to this bit will clear it	RW	0
0 Note:	ALIP		RW	0

Note:



- Bit[5] CKSS0: only when RTCVDD is completely powered off, will CKSS0 be reset.
- Calendar and Alarm module need precise low frequency clock, so an external crystal OSC is should be applied in application.
- Bit[13:12] LOSC\_CP: LOSC circuit matching capacitor selection should refer to the load capacitor of the external crystal OSC, a default value of 01 or 10 is used in general.
- Bit[15:14] LGS: this bit is the LOSC circuit driving ability enhancing bit, the driving strength can be sorted as 2b11>2b10>2b01>2b00, the default value is recommended.
- Bit[3] EXT\_LOSC\_STATE: the state bit of external starting LOSC oscillating.

### 9.3.2 RTC\_MSALM

Calendar MSALM Register (RTCVDD) (default 0x0000) Offset=0x053

Bits	Name	Description	Access	Reset
15:12	-	Reserved	Ľ	-
11:6	MINAL	Alarm minute setting 0x00 – 0x3B	RW	0
5:0	SECAL	Alarm second setting 0x00 – 0x3B	RW	0

### 9.3.3 RTC\_HALM

Calendar HALM Register (RTCVDD) (default 0x0000)

Offset=0x054

Bits	Name	Description	Access	Reset
15:5	-	Reserved	-	-
4:0	IHOUEAL 🔍	Alarm hour setting 0x00 – 0x17	RW	0

# 9.3.4 RTC\_YMDALM

Calendar YMDALM Register (RTCVDD) (default 0x0000) Offset=0x055

Bits	Name	Description	Access	Reset
15:9	YEARAL	Alarm year setting	RW	0
	IEAKAL	0x00 - 0x63	ις γγ	
8:5	MONAL	Alarm month setting	RW	0
		0x01 - 0x0C		
4:0	IDATEAL	Alarm day setting	DW	0
		0x01 - 0x1F	RW	0



#### 9.3.5 RTC\_MS

Calendar MS Register	(RTCVDD)	(default 0x0000)
Offset=0x056		

Bits	Name	Description	Access	Reset
15:12	-	Reserved	-	-
11:6	MIN	Time minute setting 0x00 – 0x3B	RW	0
5:0	SEC	Time second setting 0x00 – 0x3B	RW	0

#### RTC\_H 9.3.6

	_	I ister (RTCVDD) (default 0x0000)		
Bits	Name	Description	Access	Reset
15:5	-	Reserved	-	-
4:0	HOUR	Time hour setting $0x00 - 0x17$	RW	0

#### 9.3.7 RTC\_DC

Calendar DC Register (RTCVDD) (default 0x0080)

Bits	Name	Description	Access	Reset
15:10	-	Reserved	-	-
9:7	DAY	Time day setting 0x01 – 0x07	RW	1
6:0	CENT	Time setting 0x00 – 0x63	RW	0

### RTC\_YMD 9.3.8

Calendar YMD Register (RTCVDD) (default 0x0021) Offset=0x059

Bits	Name	Description	Access	Reset
15:9	YEAR	Time year setting 0x00 – 0x63	RW	0
8:5	MON	Time month setting 0x01 – 0x0C	RW	1



4:0	DATE	Time day setting 0x01 – 0x1F	RW	1	
-----	------	---------------------------------	----	---	--

confidential contractions



## **10 Infrared Remote Controller**

### **10.1 Features**

ATC2603C Infrared Remote Controller (IRC) module Support RC5/9012/NEC(8-bit)/RC6 protocol, the sample clock is 32.576kHz. IRC is connected with an Infrared Remote (IR) receiver, only when the received key data is equal to the IRC\_WK register's data, including NEC, 9012, RC5 and RC6 mode, can IRC wake up the system by generating a wake up signal to PMU.

### **10.2 Modules Description**

### 10.2.1 9012 Protocol


The 9012 protocol adopts PDM (Pulse Distance Modulation). Each pulse is one Tm (560µs) 38kHz carrier burst, and LSB is transmitted first. Logic 1 takes 4Tm (2.25ms) to transmit, and logic 0 only takes 2Tm (1.12ms). A message is started by 8Tm (4.5ms) AGC burst, used to set the gain of the front IR receivers. Customer code and Command code length is both 8-bit, and they are transmitted twice to ensure the reliability of the transmission. And in the second time, Command code is inverted to Anti-code to verify the received messages.




### Figure 10-1 9012 Protocol of Frame

Below are some values for reference: Recommended carrier duty-cycle = 1/4 or 1/3. Tm = 256/Fosc = 0.56ms (Fosc=455kHz) Repetition time = 192Tm = 108ms

Carrier frequency = Fosc/12





When the key on the remote controller remains pressed down, the command will be transmitted only



once, even a repeat code is transmitted every 192Tm as long as the key remains pressed down. This repeat code is 8Tm (4.5ms) AGC pulse followed by 8Tm (4.5ms) space and a logic 1 plus 1Tm (560 $\mu$ s) burst.




Figure 10-3 9012 Protocol of Repeat Code

### **10.2.2** NEC Protocol (8-bit)

The NEC protocol adopts Pulse Distance Modulation. Each pulse is one Tm (560µs) 38kHz carrier burst, and LSB is transmitted first. Logic 1 takes 4Tm (2.25ms) to transmit, logic 0 only takes 2Tm (1.12ms). A message is started by 16Tm (9ms) AGC burst, which was used to set the gain of the front IR receivers. This AGC burst is followed by 8Tm (4.5ms) space, and then the Customer and Command code. Customer and Command codes are both 8-bit, they are transmitted twice for reliability; the second customer and command code are inverted to Anti-code to verify the received message. The whole transmission time is constant because every bit is repeated with its inverted length.



### Figure 10-4 NEC Protocol of Frame

Below are some values for reference: Recommended carrier duty-cycle: 1/4 or 1/3 Tm = 256/Fosc = 0.56ms (Fosc=455kHz) Repetition time = 192Tm = 108ms Carrier frequency = Fosc/12




Figure 10-5 NEC Protocol of Logic transmission

When the key on the remote controller remains pressed down, the command will be transmitted only once, even a repeat code is transmitted every 192Tm as long as the key remains pressed down. This repeat code is a 16Tm (9ms) AGC pulse followed by a 4Tm (2.25ms) space and a Tm (560µs) burst.






Figure 10-6 NEC Protocol Repeat Code

### 10.2.3 RC5 Protocol

The RC5 protocol adopts Bi-phase Modulation (or Manchester coding) of 38kHz IR carrier frequency. Transmission time of each bit is 1.8ms in this protocol, in which half of the transmission time is for the 38kHz carrier and the other half being idle. Logic 0 is a burst in the first half of the transmission time, logic 1 is a burst of the second half of the transmission time; see in Figure 10-7 below. The pulse/pause ratio of the 38kHz carrier frequency is 1/3 or 1/4, which reduced the power consumption.




Figure 10-7 RC5 Protocol Logic

Below are some values for reference: 1 bit-time = 3\*256 /Fosc= 1.688ms (Fosc=455kHz) Tm = 1 bit-time/2=0.844ms Repetition time= 4\*16\*2Tm=108ms Carrier frequency = Fosc/12Toggle Start bit Start bit bit 0 0 0 1 1 0 Lead code 5-bit Customer code 6-bit Command code MSB LSB MSB LSB

### Figure 10-8 RC5 Protocol Frame

The first two pulses are start pulses, both are logic 1. Half of the transmission time will be elapsed before the receiver recognizes the real start of the message. The third bit is a toggle bit, this bit is inverted every time a key is released and pressed again. This is how the receiver distinguishes whether the key remains pressed down or repeatedly pressed. The next 5-bit Customer code represents the IR device's address, with MSB sent first. The following 6-bit command code is sent with MSB first, too. One message is 14 bits in total, which adds up to time duration of 28Tm. Sometimes a message may be shorter because the first half of the start bit S1 is idle, and if the last bit of the message is logic 0 the last half bit of the message is idle too. As long as a key remains down the message will be repeated every 128Tm (108ms). The toggle bit will remain the same logic during these repeated



messages. And this auto repeat feature can be configured by the receiver software.



Figure 10-9 RC5 Protocol of Repetition time

#### 10.2.4 **RC6** Protocol

The RC6 Protocol of mode 0 is supported only. RC-6 signals are modulated on a 36 kHz Infrared Red carrier. The duty cycle of this carrier is recommended between 25% and 50%. Transmission data is modulated using Manchester coding. This means that each bit (or symbol) will have both a mark and space in the output signal. If the symbol is 1, the first half of the bit time is a mark and the second half is a space. If the symbol is 0, the first half of the bit time is a space and the second half is a mark.

The main timing unit is 1T, which is 16 times the carrier period  $(1/36 \text{kHz} * 16 = 444 \mu \text{s})$ 

 $1T = 1*16 / 36 kHz = 444 \mu s$ 

 $1Bit = 2T = 888\mu s$ 

Total transmission time (22 Bits) = 23.1ms(message) + 2.7ms (no signal) Repetition time = 240T = 106.7ms

LS         SB         mb2 mb0         TR         a7 a0         c7 c0           Header         Control         Information         Signal free	-				-			
Header Control Information Signal free	I	LS	SB	mb2 mb0	TR	a7 a0	c7 c0	
	l		ł	Header		Control	Information	Signal free

### Figure 10-10 RC6 Protocol

The RC6 Protocol frame can be separated into four fields: Header, Control, Information and Signal free field. The signal free field is not used.






Figure 10-11 RC6 Protocol of Signal Frame

This leader bit is the start bit used to set the gain of the IR receiver unit, which has a mark time of 6T (2.666 ms) and a space time of 2T (0.889 ms).






Figure 10-12 RC6 Protocol of Leader Bit

The normal bit, 0 and 1 are encoded by the position of the mark and space in the bit time, in which mark time is 1T (0.444ms) and space time is 1T (0.444ms).




Figure 10-13 RC6 Protocol of Normal Bit

The trailer bit TR has a mark time of 2T (0.889ms) and a space time of 2T (0.889ms). Same, 0 and 1 are encoded by the position of the mark and space in the bit time. This bit functions like the traditional toggle bit, which will be inverted whenever a key is released. This bit separates a long key-press from a double key-press.




Figure 10-14 RC6 Protocol of Trailer Bit

### **Control field:**

This field holds 8 bits which are used as address byte. This means that a total of 256 different devices can be controlled using mode 0 of RC-6. The MSB is transmitted first.

### Information field:

The information field holds 8 bits which are used as command byte. This means that each device can have up to 256 different commands. The MSB is transmitted first.

## 10.3 Register List

Name	Base Address
IRC	0x0000

Offset	Register Name	Description
0x80	IRC_CTL	Infrared remote control register
0x81	IRC_STAT	Infrared remote status register
0x82	IRC_CC	Infrared remote control customer code register
0x83	IRC_KDC	Infrared remote control KEY data code register

### Table 10-2 IRC Controller Registers



0x84 IRC_WK		Infrared remote control wake up KEY data code register
0x85	IRC_RCC	Infrared remote control Receive customer code register
0x86	IRC_FILTER	Infrared remote control Filter register

## **10.4 Register Description**

### **10.4.1 IRC\_CTL**

Infrared remote control register (RTCVDD) (default 0x0000) Offset = 0x80

Offset = 0	0x80		• 6	
Bit(s)	Name	Description	Access	Reset
15:4	-	Reserved		-
		IRC enable		
3	IRE	0: disable	RW	0x0
		1: enable		
		IRC IRQ enable		
2	IIE	0: disable	RW	0x0
		1:enable		
		IRC code mode select		
		00: 9012 code		
1:0	ICMS	01: 8bits NEC code	RW	0x0
		10: RC5 code		
		11: RC6 code		

## 10.4.2 IRC\_STAT

Infrared remote control register (RTCVDD) (default 0x0000) Offset = 0x81

Bit(s)	Name	Description	Access	Reset
15:7		Reserved	-	-
6	UCMP	User code don't match pending bit. Write 1 to this bit will clear it, or auto clear if receive the correct user code the next time. 0: user code match 1: user code don't match	RW	0x0
5	KDCM	Key data code don't match pending bit. Write 1 to this bit will clear it, or auto clear if receive the correct key data code the next time 0: key data code match 1: key data code don't match	RW	0x0
4	RCD	Repeated code detected, write 1 to this bit will clear it,	RW	0



		otherwise don't change 0: no repeat code		
2		1: detect repeat code		
3	-	Reserved	-	-
2	IIP	<ul> <li>IRC IRQ pending bit, write 1 to this bit will clear it</li> <li>0: no IRQ pending</li> <li>1: IRQ pending</li> <li>The precondition of generating interrupt is that all the code received is correct, including customer code and key code. If neither customer code nor key code is incorrect, the repeat code following this frame won't generate interrupt, too.</li> </ul>	RW	0x0
1	-	Reserved		-
0	IREP	<ul> <li>IRC receive error pending</li> <li>0: receive OK</li> <li>1: receive error occurs if not match the protocol.</li> <li>Writing 1 to this bit will clear this bit, or auto clear if receive the correct user code and key data code the next time.</li> </ul>	RW	0x0

## 10.4.3 IRC\_CC

Infrared remote control customer code register (RTCVDD) (default 0x0000) Offset = 0x82

Bit(s)	Name	Description	Access	Reset
		Infrared remote control customer code		
		In RC5 mode:		
		Bit 4:0 is the customer code;		
	ICCC	In 9012 and NEC mode:		
15:0		Bit 15:0 is the customer code;	RW	0x0
		In RC6 mode:		
		Bit 7:0 is the customer code;		
		If the received customer codes not comply with		
Ľ.		this register value, error occurs.		

### **10.4.4 IRC\_KDC**

Infrared remote control KEY data code register (RTCVDD) (default 0x0000) Offset = 0x83

Bit(s)	Name	Description	Access	Reset
15:0	IKDC	IRC key data code In RC5 mode:	RW	0x0

Bit 5:0 is the Key data;	
In 9012 and NEC mode:	
Bit 7:0 is the Key data; Bit 15:8 is the Key	
anti-data;	
In RC6 mode:	
Bit 7:0 is the Key data;	
Once the key value is received the register will	
be updated, if repeat code is received, then the	
register won't be updated.	

## 10.4.5 IRC\_WK

Infrared remote control wake up KEY data code register (RTCVDD) (default 0x0000) Offset = 0x84

Bit(s)	Name	Description	Access	Reset
		IRC wake up key data code In RC5 mode: Bit 5:0 is the wake up Key data;		
15:0	IKDC	In 9012 and NEC mode: Bit15:0 is the wake up key data; Bit 7:0 is the Key data; Bit 15:8 is the Key anti-data; In RC6 mode: Bit 7:0 is the wake up key data; If the received key value is not same with the value set by this register, then a wakeup signal will be generated to PMU, and an interrupt will be generated at the same time.	RW	0x0

# 10.4.6 IRC\_RCC

Receive customer code register (RTCVDD) (default 0x0000) Offset = 0x85

Bit(s)	Name	Description	Access	Reset
		Received customer code	R	0x0
		In RC5 mode:		
		Bit 4:0 is the customer code;		
15.0	ICCC	In 9012 and NEC mode:		
15:0	ICCC	Bit 15:0 is the customer code;		
		In RC6 mode:		
		Bit 7:0 is the customer code;		
		The received customer code is displayed to		



customers for reference.

#### **IRC\_FILTER** 10.4.7

Infrared remote control filter register (RTCVDD) (default 0x0000)

Offset = 0x86

Bit(s)	Name	Description	Access	Reset
31:4	-	Reserved	-	-
		IR Filter control bit		
3	FC	0: disable	RW	0x0
		1: enable	• •	$\mathbf{O}^{\prime}$
		IR filter counter	X	
		Determine the pulse width that can be filtered.		
2.0	IEC	32.768kHz clock source cycle number, each	DUI	00
2:0	IFC	cycle is 30.517us. Here one cycle is a unit, for	RW	0x0
		example, setting $T = 20us$ , then write 6		
		(200/30.517) to this register		

## **11 Interrupt Controller**

#### 11.1 **Features**

Interrupt Controller (INTS) module can receive and handle 16 Interrupt signals sent through pin EXTIRQ. Table 11-1 lists all the interrupt sources. Details about these interrupts can be found in relevant sections. Please refer to the register INTS PD to get interrupt that has happened, besides, any of these 16 interrupts can be masked by setting register INTS MSK.

Table 11-1 Interrupt Sources list				
Interrupt Number	Sources	Туре		
0	AUDIO	High Level		
	OV	High Level		
2	OC	High Level		
<b>y</b> <sub>3</sub>	ОТ	High Level		
4	UV	High Level		
5	ALARM	High Level		
6	ONOFF	High Level		
7	SGPIO	High Level		
8	IR	High Level		
9	REMCON	High Level		
10	POWERIN	High Level		
11-15	Reserved	-		



Note: OV-overvoltage, OC-overcurrent, OT-overtemperature, UV-Undervoltage.

### **11.2 Block Diagram**

Figure 11-1 given below shows the architecture of the interrupt controller:




Figure 11-1 Interrupt Controller Block Diagram

## 11.3 Register List

Name	Base Address
INTS_REGISTER	0xC8

### Table 11-3 Interrupt source Block Configuration Registers List

Offset	Register Name	Description
0x00	INTS_PD	Interrupt Pending register
0x01	INTS_MSK	Interrupt Mask register

# 11.4 **Register Description**

### 11.4.1 INTS\_PD

CPU can access the status of interrupt sources by read this register. Interrupt Pending bit can not be cleared by writing 1, it is not cleared until device pending is cleared.

offset = 0x00

Bit	Name	Description	Access	Reset
15:11	-	Reserved	-	-
10:0	INTS_PD	Interrupt Pending bit. Interrupt name "n"	R	INTS_PD[n]



please refer to Interrupt Sources Table.	
0: Interrupt source n request is not active	
1: Interrupt source n request is active.	

### 11.4.2 INTS\_MSK

CPU can enable or disable by write this register. 0: Interrupt is disabled. 1: Interrupt is enabled. offset = 0x01

Bits	Name	Description	Access	Reset
15:11	-	Reserved	-	-
10	POWERIN	POWER IN Interrupt Mask Bit	RW	0
9	REMCON	REMOTE CONTROL Interrupt Mask Bit	RW	0
8	IR	IR Interrupt Mask Bit	RW	0
7	SGPIO	SGPIO Interrupt Mask Bit	RW	0
6	ONOFF	ONOFF Interrupt Mask Bit	RW	0
5	ALARM	ALARM Interrupt Mask Bit	RW	0
4	UV	UN-VOLTAGE Interrupt Mask Bit	RW	0
3	ОТ	OVER TEMPERATURE Interrupt Mask Bit	RW	0
2	OC	OVER CURRENT Interrupt Mask Bit	RW	0
1	OV	OVER VOLTAGE Interrupt Mask Bit	RW	0
0	AUDIO	AUDIO Interrupt Mask Bit	RW	0

# 12 General Purpose I/O

## 12.1 Features

This chapter will describe the multiplexing of the whole system and the GPIO function. There are 8 bits General purpose I/O ports in ATC2603C to provide more flexible application. The 8 GPIOs have independent inputs and outputs, and the multiplexing is software controlled and can be configured for different applications. The GPIOs support different driving capacities.

## 12.2 Registers List

Name	Base Address
MFP_REGISTER	0xD0

 Table 12-2 GPIO/MFP Registers Offset Address



Offset	Register Name	Description
0x00	MFP_CTL	Multiplexing Control
0x02	GPIO_OUTEN	GPIO Output Enable
0x03	GPIO_INEN	GPIO Input Enable
0x04	GPIO_DAT	GPIO Data
0x05	PAD_DRV	PAD Drive Capacity Select
0x06	PAD_EN	PAD enable control

## **12.3 Register Description**

#### MFP\_CTL 12.3.1

12.:	<b>8</b> Register Description	on	/	
12.3	.1 MFP_CTL		0	
	plexing Control Register t=0x00			
Bits	Name	Description	Access	Reset
15:13	-	Reserved	-	-
12:11	MICINR	MICINR multiplexing 00: MICINR 01: MICINLP (or MICINRP) 10: Reserved 11:Reserved	RW	0x0
10:9	FMINL_R	FMINL and FMINR multiplexing 00: FMINL, FMINR 01: Reserved 10: MICINLP 11: Reserved (This pad is analog and digital multiplexed)	RW	0x0
8:7	12S_MCLK1_LRCLK1_DOUT	I2S_MCLK1, I2S_LRCLK1, I2S_DOUT Multiplexing 00: I2S_MCLK1, I2S_LRCLK1 and I2S_DOUT 01: GPIO3, GPIO4 and GPIO5 10: LOSC_32K, LOSC_32K and I2S_DOUT 11: Reserved	RW	0x0
6:5	I2S_MCLK0_LRCLK0	I2S_MCLK0 and I2S_LRCLK0 Multiplexing 00: I2S_MCLK0 and I2S_LRCLK0 01: GPIO0 and GPIO1 10: Reserved 11: Reserved	RW	0x0



4:3	I2S_DIN	I2S_DIN Multiplexing 00: I2S_DIN 01: GPIO2 10: I2S_DOUT 11: Reserved	RW	0x0
2	-	Reserved	-	-
1:0	MICINL	MICINL multiplexing 00: MICINL 01: MICINLN(or MICINRN) 10: Reserved 11: Reserved	RW	0x0

Note: When bit[1:0] and bit[12:11] is set to 01, Choosing (MICINLN and MICINLP) or (MICINRN and MICINRP) is determined by MICEN & ADCEN.

#### **GPIO\_OUTEN** 12.3.2

	<b>GPIO_O</b> utput Enable Reg 0x02			
Bits	Name	Description	Access	Reset
15:6	-	Reserved	-	-
5:0	GPIO_OUTEN	GPIO[5:0] Output Enable. 0: Disable 1: Enable	RW	0x0

#### GPIO\_INEN 12.3.3

GPIO Input Enable Register

Offset=0x03

Bits	Name	Description	Access	Reset
15:6		Reserved	-	-
		GPIO[5:0] Input Enable.		
5:0	GPIO_INEN	0: Disable	RW	0x0
		1: Enable		

#### 12.3.4 **GPIO\_DAT**

### **GPIO** Data Register

Offset=0x04

Bits Name Description Access Reset
------------------------------------



15:6	-	Reserved	-	-
5:0	GPIO_DAT	GPIO[5:0] Input/Output Data.	RW	0x0

## 12.3.5 **PAD\_DRV**

Pad Driving Capacity

Offset=0x05

Bits	Name	Description	Access	Reset
15:14	-	Reserved	-	-
		PAD EXTIRQ Drive Capacity	• 67	
13	EXTIRQ_DRV	0: Level 1	RW	0x0
		1: Level 2		
		PAD TWSI_CLK&TWSI_DATA Drive		
10	TWCL CLIZ DATA DDV	Capacity	DW	00
12	TWSI_CLK_DATA_DRV	0: Level 1	RW	0x0
		1: Level 2		
		PAD I2S_MCLK1 Drive Capacity		
		0:Level 1		
11:10	I2S_MCLK1_DRV	1:Level 3	RW	0x0
		2:Level 5		
		3:reserved		
		PAD I2S_LRCLK1 Drive Capacity		
		0:Level 1		
9:8	I2S_LRCLK1_DRV	Level 3	RW	0x0
		2:Level 5		
		3:reserved		
		PAD I2S_MCLK0 Drive Capacity		
		0:Level 1		
7:6	I2S_MCLK0_DRV	1:Level 3	RW	0x0
		2:Level 5		
		3:reserved		
		PAD I2S_LRCLK0 Drive Capacity		
	K '	0:Level 1		
5:4	12S_LRCLK0_DRV	1:Level 3	RW	0x0
		2:Level 5		
		3:reserved		
		PAD I2S_DOUT Drive Capacity		
		0:Level 1		
3:2	I2S_DOUT_DRV	1:Level 3	RW	0x0
		2:Level 5		
		3:reserved		
1:0	I2S_DIN_DRV	PAD I2S_DIN Drive Capacity	RW	0x0



	0:Level 1	
	1:Level 3	
	2:Level 5	
	3:reserved	

## 12.3.6 PAD\_EN

Pad enable control

Offset=0x06


Unset=0x06				
Bits	Name	Description	Access	Reset
15:7	-	Reserved	• • (	
(		1:P_I2S_MCLK0 pad enable	DW	00
6	PAD_EN6	0:P_I2S_MCLK0 pad disable	RW	0x0
5	DAD ENS	1:P_I2S_LRCLK0 pad enable	DW	00
5	PAD_EN5	0:P_I2S_LRCLK0 pad disable	RW	0x0
4	DAD ENIA	1:P_I2S_DIN pad enable	DW	00
4 PAD_EN4	PAD_EN4	0:P_I2S_DIN pad disable	RW	0x0
2		1:P_I2S_MCLK1 pad enable	DW	0.0
3	PAD_EN3	0:P_I2S_MCLK1 pad disable	RW	0x0
2		1:P_I2S_LRCLK1 pad enable	DW	0.0
2	PAD_EN2	0:P_I2S_LRCLK1 pad disable	RW	0x0
1	DAD ENI	1:P_I2S_DOUT pad enable	DW	0.0
1	PAD_EN1	0:P_I2S_DOUT pad disable	RW	0x0
0		1:P_EXTIRQ pad enable	DW	0.0
0	PAD_EN0	0:P_EXTIRQ pad disable	RW	0x0

Copyright<sup>©</sup> 2014-2015 Actions (Zhuhai) Technology Co., Ltd. All rights reserved.



## **13 Pin Description**

### 13.1 ATC2603C Pin Assignment



Note: This is a schematic figure for ATC2603C, Pin 69 is e-pad under the IC Figure 13-1 ATC2603C schematic pin assignment

## 13.2 ATC2603C Pin Definition

Pin No.	Pin Name	Function Name	I/O	Description
1	LDO2AVCC	LDO2AVCC	power	Output of voltage regulator LDO2, also for Analog IO use

 Table 13-1 ATC2603C Pin descriptions



2	LDO2IN	LDO2_8IN	supply	Input of voltage regulator LDO2
3	HOSC	HOSCO	AO	Connection for 24 MHz crystal (input to oscillator from crystal)
4	SVCC	SVCC	power	Output of voltage regulator LDO11, the IO power for standby mode
5	POR	POR	DO	power on reset output to main controller
6	ONOFF	ONOFF	DI	ONOFF key input/reset signal
7	LOSCO	LOSCO	AIO	Crystal Oscillator Input of 32.768 kHz
8	LOSCI	LOSCI	AI	Crystal Oscillator output of 32.768 kHz
9	RTCVDD	RTCVDD	power	Output of voltage regulator LDO12
10	CMN	CMN	AIO	CM ADC input
11	СМР	СМР	AIO	CM ADC input
12	NC	-	-	-
		AUXIN2		general ADC input2
12		IR	AIO	IR control input
13	AUXIN2	LOSC_32K		32K clock output
		SGPIO3	DIO	General Purpose Input/Output 3 SVCC
14	WALLFET_E	WALLFET EN	AO	Gate signal of external MOSFET connected to
14	Ν	WALLFEI_EN	AO	WALL
15	BATFET_EN	BATFET_EN	AO	Gate signal of external MOSFET connected to BAT
16	WALL	WALL	supply	Connected to wall adapter power supply
17	VBUS	VBUS	supply	Connected to USB power supply
18	SYSPWR	SYSPWR	power	SYSTEM POWER
19	BAT	BAT	supply	Connected to battery power supply
20	LDO3OUT	LDO3OUT	power	Core logic power
21	NC	-	-	-
22	LDO7OUT	LDO7OUT	AO	Output of voltage regulator LDO7
	K	AUXIN0		general ADC input0
		IR	AIO	IR control input
23	AUXIN0	LOSC_32K	AIO	32K clock output
		PWM0		PWM output0
	Ľ	SGPIO1	DIO	General Purpose Input/Output 1 SVCC
	/	REM_CON		general ADC input4, for remote control
24	REMCON	IR	AIO	IR control input
27		LOSC_32K		32K clock output
		SGPIO0	DIO	General Purpose Input/Output 0 SVCC
25	NC	-	-	-
26	NC	-	-	-
27	LDO6OUT	LDO6OUT	AO	Output of voltage regulator LDO6
28	LDO5OUT	LDO5OUT	AO	Output of voltage regulator LDO5
29	LDO5IN	LDO5IN	supply	Input of voltage regulator LDO5



30	DC2LX	DC2LX	AO	DC-DC2 inductor connection
31	DC2VIN	DC2VIN		DC-DC2 power input
31	DC2VIN DC2VOUT	DC2VIN DC2VOUT	supply AO	Output of DC-DC2
32 33	DC2VOUT DC3VOUT	DC2VOUT DC3VOUT	power	Output of DC-DC3
			•	1
34	DC3VIN	DC3VIN	supply	DC-DC3 power input
35	DC3LX	DC3LX	AO	DC-DC3 inductor connection
36	SWITCH1O UT	SWITCH10UT	power	Output of voltage regulator Switch1
37	SWITCH1IN	SWITCH1IN	supply	Input of voltage regulator Switch1
38	NC	-	-	-
39	DC1LX	DC1LX	AO	DC-DC1 inductor connection
40	NC	-	-	-
41	DC1VIN	DC1VIN	supply	DC-DC1 power input
42	DC1VOUT	DC1VOUT	power	Output of DC-DC1
43	LDO10UT	LDO10UT	AO	Output of voltage regulator LDO1
44	LDO1IN	LDO1IN	supply	Input of voltage regulator LDO1&LDO10
45	VDD	VDD	power	Core logic power
46	I2S_LRCLK1	I2S_LRCLK1 LOSC_32K GPIO4	DI	I2S LR CLOCK1 32K clock output General Purpose Input/Output 4
47	TWI SCLK	TWI SCLK	DI	TWI clock
48	TWI_SDATA	TWI_SDATA	DI	TWI data
49	I2S_MCLK1	I2S_MCLK1 LOSC_32K GPIO3	DO	I2S Master CLOKCK1 32K clock output General Purpose Input/Output 3
50	I2S_DOUT	I2S_DOUT GPIO5	DIO	I2S DATA output General Purpose Input/Output 5
51	I2S_DIN	I2S_DIN I2S_DOUT GPIO2	DIO	I2S Data input I2S Data output General Purpose Input/Output 2
52	I2S_LRCLK0	I2S_LRCLK0 GPIO1	DIO	I2S LR CLOCK0 General Purpose Input/Output 1
53	I2S_MCLK0	I2S_MCLK0 GPIO0	DIO	I2S Master CLOKCK0 General Purpose Input/Output 0
54	EXTIRQ	EXTIRQ	DO	IRQ output signal
55	NC	-	-	-
55 56	NC VCC	- VCC	- power	- Digital IO power




58	MICIN	MICINL MICOLN	AI	MICL channel input MIC0L Negative channel input when use as differential
59	VRO	VRO	AO	VR output
60	VREFI	VREFI	AIO	Reference Voltage, with capacitance
61	VROS	VROS	AO	VRO SENSE
62	FMINR	FMINR	AI	FMR channel input
63	FMINL	FMINL MICINLP	AI	FML channel input MIC0L Positive channel input when use as differential
64	OUTFL	OUTFL	AO	Front left channel output
65	OUTFR	OUTFR	AO	Front right channel output
66	NC	-	-	-
67	SGPIO5	SGPIO5	DIO	General Purpose Input/Output 5 SVCC
		IR		IR control input
		LOSC_32K	AIO	32K clock output
		PWM1		PWM output1
68	SGPIO4	SGPIO4	DIO	General Purpose Input/Output 4 SVCC
		IR	AIO	IR control input
		LOSC_32K		32K clock output
69	EPAD	-		Ground



## **14 Package and Ordering Information**

## 14.1 Package Drawing







# Appendix

## **Acronyms and Terms**

AMIC	Analog Microphone		
ADC	Analog-to-Digital Converter		
AGC	Automatic Gain Control		
BT	Bluetooth		
CC	Constant Current		
CV	Constant Voltage		
DC-DC/DC-DC	DC to DC Converter		
DAC	Digital-to-Analog Converter		
GPIO	General Purpose Input/Output		
HW	Hardware		
IR	Infrared		
I/O	Input/Output		
I2S	Inter-IC Sound		
LSB	Least Significant Bit		
Li-Ion	Lithium Ion (battery type)		
LDO	Low Dropout Regulator		
MIC	Microphone		
MSB	Most Significant Bit		
OS	Operation System		
OSC	Oscillator		
PA	Power Amplifier		
PMIC	Power Management Integrated Circuit		
PMU	Power Management Unit		
PDM	Pulse Distance Modulation		
PFM	Pulse Frequency Modulation		
PWM	Pulse Width Modulation		
RTC	Real-Time Clock		
SCY	Sampling Cycle		
SD	Secure Digital memory card		
SW	Software		
SoC	System on Chip		
THD	Total Harmonic Distortion		
UART	Universal Asynchronous Receiver Transmitter		



nited Actions (Zhuhai) Technology Co., Limited Address: No. 1 / C, Ke Ji Si Road, Hi-Tech Zone, Tangjia, Zhuhai Tel: +86-756-3392353 Fax: +86-756-3392251 Post Code: 519085 http://www.actions-semi.com Business Email: mmp-sales@actions-semi.com Technical Service Email: <u>mmp-cs@actions-semi.com</u>